Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mini-uart Download
 Description: Verilog implementation mini-uart, code FPEG After verification, including documentation and flow chart.
 Downloaders recently: [More information of uploader wwwyun281319]
 To Search: UART verilog verilog uart uart vhdl UART verilog code UART uart verilog 1360328 Verilog verification
  • [asimpleUART] - using VHDL prepared a simple UART
  • [verilogforuart] - universal asynchronous receiver/transmit
  • [UART] - UART serial procedures, verilog statemen
  • [uart] - this a Uart source code using Verilog.
  • [verilog_UART] - This Verilog HDL description implements
  • [uart] - Single-chip serial communication princip
  • [UART] - Input clock 20M, the baud rate for 9600,
  • [uart_zhiwen] - RS232 programming the UART, including th
  • [UART] - I have written of the FPGA asynchronous
File list (Check if you may need any files): 
mini-uart.PDF
uart
....\baud.v
....\mp_int.v
....\one_shot.v
....\sync.v
....\uart.v
....\uart_inc.h
....\u_rec.v
....\u_xmit.v
viso
....\Drawing1.vsd
....\MP.vsd
....\rec.vsd
....\rec_fsm.vsd
....\xmit.vsd
....\xmit_fsm.vsd

CodeBus www.codebus.net