DPLL2 All-digital phase-locked loop circuit develo - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: DPLL2

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
211kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
guojia0393

Description: All-digital phase-locked loop circuit development, using the VHDL language

Downloaders recently: [More information of uploader guojia0393]

To Search:

[pll] - pll.vhd : PLL written in VHDL hardware l
[digitalPLLdesignsource.Rar] - digital phase-locked loop PLL design sou
[pll_improvement] - an improved DPLL design an improved desi
[3DPLL_fangan] - Introduction of digital phase-locked loo
[DigitalPLL] - Introduce the basic structure of digital
[dxz] - Low phase noise, low-noise digital phase
[newDPLLdesign] - The use of VHDL language design of digit
[DPLL(VHDL)] - The use of VHDL language of digital phas
[FPGAphaselockedloopdesign] - Introduce the application of VHDL techni
[ADPLL] - All-digital phase-locked loop (adpll) pa

File list (Check if you may need any files):

全数字锁相环电路的研制  .pdf

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.