Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Multi11Mulply Download
 Description: This procedure is the unsigned 11-bit multiplier, one of the highest for the sign bit (sign), are between 7 part Index (Exponent), the final three are mantissa (Matissa). Express the scope of the data are-2 ^-63-----+ 2 ^ 64. The project document has a complete procedures, as well as waveform, verify that the correct.
 Downloaders recently: [More information of uploader zhicheng529]
 To Search:
File list (Check if you may need any files):
Multi11
.......\db
.......\..\fmul.asm.qmsg
.......\..\fmul.asm_labs.ddb
.......\..\fmul.cbx.xml
.......\..\fmul.cmp.bpm
.......\..\fmul.cmp.cdb
.......\..\fmul.cmp.ecobp
.......\..\fmul.cmp.hdb
.......\..\fmul.cmp.logdb
.......\..\fmul.cmp.rdb
.......\..\fmul.cmp.tdb
.......\..\fmul.cmp0.ddb
.......\..\fmul.db_info
.......\..\fmul.eco.cdb
.......\..\fmul.eds_overflow
.......\..\fmul.fit.qmsg
.......\..\fmul.fnsim.cdb
.......\..\fmul.fnsim.hdb
.......\..\fmul.fnsim.qmsg
.......\..\fmul.hier_info
.......\..\fmul.hif
.......\..\fmul.map.bpm
.......\..\fmul.map.cdb
.......\..\fmul.map.ecobp
.......\..\fmul.map.hdb
.......\..\fmul.map.logdb
.......\..\fmul.map.qmsg
.......\..\fmul.map_bb.cdb
.......\..\fmul.map_bb.hdb
.......\..\fmul.map_bb.hdbx
.......\..\fmul.map_bb.logdb
.......\..\fmul.pre_map.cdb
.......\..\fmul.pre_map.hdb
.......\..\fmul.psp
.......\..\fmul.root_partition.cmp.atm
.......\..\fmul.root_partition.cmp.dfp
.......\..\fmul.root_partition.cmp.hdbx
.......\..\fmul.root_partition.cmp.logdb
.......\..\fmul.root_partition.cmp.rcf
.......\..\fmul.root_partition.map.atm
.......\..\fmul.root_partition.map.hdbx
.......\..\fmul.root_partition.map.info
.......\..\fmul.rtlv.hdb
.......\..\fmul.rtlv_sg.cdb
.......\..\fmul.rtlv_sg_swap.cdb
.......\..\fmul.sgdiff.cdb
.......\..\fmul.sgdiff.hdb
.......\..\fmul.signalprobe.cdb
.......\..\fmul.sim.cvwf
.......\..\fmul.sim.hdb
.......\..\fmul.sim.qmsg
.......\..\fmul.sim.rdb
.......\..\fmul.simfam
.......\..\fmul.sld_design_entry.sci
.......\..\fmul.sld_design_entry_dsc.sci
.......\..\fmul.syn_hier_info
.......\..\fmul.tan.qmsg
.......\..\fmul.tis_db_list.ddb
.......\..\fmul.tmw_info
.......\..\mult_lq01.tdf
.......\..\prev_cmp_fmul.map.qmsg
.......\..\prev_cmp_fmul.qmsg
.......\..\prev_cmp_fmul.sim.qmsg
.......\..\wed.wsf
.......\fmul.done
.......\fmul.fit.summary
.......\fmul.flow.rpt
.......\fmul.map.rpt
.......\fmul.pin
.......\fmul.pof
.......\fmul.qpf
.......\fmul.qsf
.......\fmul.qws
.......\fmul.sim.rpt
.......\fmul.sof
.......\fmul.vwf
.......\mul11.vhd
ReddMe.txt
VHDL主程序的简单注释.txt
浮点数的IEEE标准表示法则.ppt
    

CodeBus www.codebus.net