Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop SCM
Title: 8051core-Verilog Download
 Description: The disigning of the core 8051 using verilog language.
 Downloaders recently: [More information of uploader zdx3145]
 To Search: Verilog 8051 8051 Verilog
  • [uart_verilog] - include UART port of VERILOG source, the
  • [riscdesign] - a very simple cpu design of the original
  • [synplify_pro_tutorial] - Xi'an Jiaotong University SOC design cen
  • [verilog] - LEON (sparc) the source code of the micr
  • [8051ipcore] - 8051 IP core, prepared using Verilog, yo
  • [8051core] - 8051 kernel code (verilog language), we
  • [8051] - alter the company' s mcu nuclear, 805
  • [mc8051_design] - 8051-core design, using Verilog hardware
  • [TUT1_BASIC1_7C5TP] - 8052 embedded FPGA kernel, function and
  • [8051ip] - fpga 51 nuclear, this is written by my t
File list (Check if you may need any files):
8051core-Verilog
................\Acc.v
................\All.v
................\Alu.v
................\alu_src1_sel.v
................\alu_src2_sel.v
................\alu_src3_sel.v
................\Comp.v
................\cy_select.v
................\Decoder.v
................\Defines.v
................\Divide.v
................\Dptr.v
................\ext_addr_sel.v
................\immediate_sel.v
................\IndiAddr.v
................\Make
................\Multiply.v
................\op_select.v
................\Pc.v
................\Port_out.v
................\Psw.v
................\Ram.v
................\ram_rd_sel.v
................\Ram_sel.v
................\ram_wr_sel.v
................\Reg1.v
................\Reg2.v
................\Reg3.v
................\Reg4.v
................\Reg5.v
................\Reg8.v
................\Reg8r.v
................\Rom.v
................\rom_addr_sel.v
................\Sp.v
................\Tb_all.v
    

CodeBus www.codebus.net