Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart01 Download
 Description: A RS232 computer interface implementation with FPGA-based VHDL language communications designed a very simple procedure
 Downloaders recently: [More information of uploader ouping1013]
 To Search:
  • [USBandFPGAjiekou] - USB interface with the FPGA programming.
  • [verilog_renyifenpin] - FPGA development of frequently used sub-
  • [fpga] - FPGA training learned (in the internal g
  • [aka] - 2048-point FFT in FPGA implementation, w
File list (Check if you may need any files):
uart01
......\automake.log
......\baud.vhd
......\pepExtractor.prj
......\reciever.vhd
......\results.txt
......\tb_uart.ant
......\tb_uart.fdo
......\tb_uart.jhd
......\tb_uart.tbw
......\tb_uart.udo
......\tb_uart.vhw
......\tb_uart.xwv_bak
......\tb_uart_bencher.prj
......\top.cmd_log
......\top.lso
......\top.ngc
......\top.ngr
......\top.prj
......\top.stx
......\top.syr
......\top_summary.html
......\transcript
......\transfer.vhd
......\uart.vhd
......\uart01.dhp
......\uart01.ise
......\uart01.ise_ISE_Backup
......\vsim.wlf
......\work
......\....\baud
......\....\....\behavioral.asm
......\....\....\behavioral.dat
......\....\....\_primary.dat
......\....\reciever
......\....\........\behavioral.asm
......\....\........\behavioral.dat
......\....\........\_primary.dat
......\....\tb_uart
......\....\.......\testbench_arch.asm
......\....\.......\testbench_arch.dat
......\....\.......\_primary.dat
......\....\top
......\....\...\behavioral.asm
......\....\...\behavioral.dat
......\....\...\_primary.dat
......\....\transfer
......\....\........\behavioral.asm
......\....\........\behavioral.dat
......\....\........\_primary.dat
......\....\_info
......\xst
......\...\dump.xst
......\...\........\top.prj
......\...\........\.......\ngx
......\...\........\.......\...\notopt
......\...\........\.......\...\opt
......\...\work
......\...\....\hdllib.ref
......\...\....\hdpdeps.ref
......\...\....\sub00
......\...\....\.....\vhpl00.vho
......\...\....\.....\vhpl01.vho
......\...\....\.....\vhpl02.vho
......\...\....\.....\vhpl03.vho
......\...\....\.....\vhpl04.vho
......\...\....\.....\vhpl05.vho
......\...\....\.....\vhpl06.vho
......\...\....\.....\vhpl07.vho
......\_xmsgs
......\__ISE_repository_uart01.ise_.lock
......\__projnav
......\.........\runXst_tcl.rsp
......\.........\sumrpt_tcl.rsp
......\.........\top.xst
......\.........\uart01.gfl
......\.........\uart01_flowplus.gfl
......\__projnav.log
    

CodeBus www.codebus.net