Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: plj Download
 Description: Digital frequency meter is a kind of cyclical changes in the signal used to test the device operating frequency. The principle is that the specified unit of time (gate time), the record of the number of input pulses. We can change the record time to the gate pulse frequency measurement range switch. In this paper, the use of EDA technology Max+ plus Ⅱ as a development tool designed for FPGA-based 8-bit decimal frequency meter, and to download the experimental in-system programmable EPF10K20TC144-4 board test device to achieve its function.
 Downloaders recently: [More information of uploader cyangyp]
 To Search: PLJ
File list (Check if you may need any files):
k4
..\EDA数字频率计课程设计报告.doc
..\PLJ
..\...\CNT10.sym
..\...\count10_8.acf
..\...\count10_8.fit
..\...\count10_8.hex
..\...\count10_8.hif
..\...\count10_8.mmf
..\...\count10_8.ndb
..\...\count10_8.pin
..\...\count10_8.pof
..\...\count10_8.rpt
..\...\count10_8.snf
..\...\count10_8.sof
..\...\COUNT10_8.sym
..\...\count10_8.ttf
..\...\count10_8.vhd
..\...\display.acf
..\...\display.fit
..\...\display.hex
..\...\display.hif
..\...\display.mmf
..\...\display.ndb
..\...\display.pin
..\...\display.pof
..\...\display.rpt
..\...\display.snf
..\...\display.sof
..\...\DISPLAY.sym
..\...\display.ttf
..\...\display.vhd
..\...\ebit_ten_counter.acf
..\...\ebit_ten_counter.fit
..\...\ebit_ten_counter.hex
..\...\ebit_ten_counter.hif
..\...\ebit_ten_counter.mmf
..\...\ebit_ten_counter.ndb
..\...\ebit_ten_counter.pin
..\...\ebit_ten_counter.pof
..\...\ebit_ten_counter.rpt
..\...\ebit_ten_counter.snf
..\...\ebit_ten_counter.sof
..\...\EBIT_TEN_COUNTER.sym
..\...\ebit_ten_counter.ttf
..\...\ebit_ten_counter.vhd
..\...\LIB.DLS
..\...\reg32b.acf
..\...\reg32b.fit
..\...\reg32b.hex
..\...\reg32b.hif
..\...\reg32b.mmf
..\...\reg32b.ndb
..\...\reg32b.pin
..\...\reg32b.pof
..\...\reg32b.rpt
..\...\reg32b.snf
..\...\reg32b.sof
..\...\REG32B.sym
..\...\reg32b.ttf
..\...\reg32b.vhd
..\...\TEN_COUNTER.sym
..\...\testctl.acf
..\...\testctl.fit
..\...\testctl.hex
..\...\testctl.hif
..\...\testctl.mmf
..\...\testctl.ndb
..\...\testctl.pin
..\...\testctl.pof
..\...\testctl.rpt
..\...\testctl.scf
..\...\testctl.snf
..\...\testctl.sof
..\...\TESTCTL.sym
..\...\testctl.ttf
..\...\testctl.vhd
..\...\top.acf
..\...\top.fit
..\...\top.gdf
..\...\top.hex
..\...\top.hif
..\...\top.mmf
..\...\top.ndb
..\...\top.pin
..\...\top.pof
..\...\top.rpt
..\...\top.snf
..\...\top.sof
..\...\top.ttf
..\...\U0104555.DLS
..\...\U2407885.DLS
..\...\U2420420.DLS
..\...\U3325265.DLS
..\...\U3705481.DLS
..\...\U3881266.DLS
..\...\U4225414.DLS
..\...\U4254935.DLS
..\...\U4910123.DLS
..\...\U5527193.DLS
    

CodeBus www.codebus.net