Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzizhong Download
 Description: The design of a can be hours, minutes, seconds time of 12 hours or 24 hours system, digital clock, and has from time to time with the alarm clock function, can be set to issue a sound alarm can be very convenient to hours, minutes and seconds for manual adjustment to calibrate the time, whenever there is the whole point, resulting in timekeeping timekeeping tone. Experimental platform: 1. A PC machine 2. MAX+ PLUSII10.1. Verilog HDL language, as well as a complete experimental report
 Downloaders recently: [More information of uploader panda200519]
File list (Check if you may need any files):
shuzizhong
..........\clock
..........\.....\clo.acf
..........\.....\clo.fit
..........\.....\clo.gdf
..........\.....\clo.hex
..........\.....\clo.hif
..........\.....\clo.mmf
..........\.....\clo.ndb
..........\.....\clo.pin
..........\.....\clo.pof
..........\.....\clo.rpt
..........\.....\clo.scf
..........\.....\clo.snf
..........\.....\clo.sof
..........\.....\clo.ttf
..........\.....\clock.acf
..........\.....\clock.fit
..........\.....\clock.hex
..........\.....\clock.hif
..........\.....\clock.mmf
..........\.....\clock.ndb
..........\.....\clock.pin
..........\.....\clock.pof
..........\.....\clock.rpt
..........\.....\clock.snf
..........\.....\clock.sof
..........\.....\clock.sym
..........\.....\clock.ttf
..........\.....\clock.v
..........\.....\LIB.DLS
..........\.....\U5834037.DLS
..........\数字钟实验报告.doc
    

CodeBus www.codebus.net