Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: a Download
 Description: ADPLL of high level phase locked loop
 Downloaders recently: [More information of uploader chuang.bi]
 To Search: adpll matlab ADPLL matlab adpll
  • [ADPLL] - verilog ADPLL file with testbench.v
  • [060,107[1].Pdf] - DPLL, including the DPD, DLF, the making
  • [Matlab_model] - In the MATLAB environment, to all-digita
  • [53lift] - 5,3 wavelet few on FPGA hardware impleme
  • [WinCE3rd[CHS]] - WinCE3rd [CHS] WINCE the Chinese version
  • [b] - A high-speed variable phase accumulator
File list (Check if you may need any files): 
a low jitter adpll for mobile applications.PDF

CodeBus www.codebus.net