Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: minicore Download
 Description: minicore for a minimum adder structure, containing translocation TB of RAM and debug procedures.
 Downloaders recently: [More information of uploader erimacx]
 To Search:
  • [divider] - Based on the srt-2 algorithm, the use of
  • [multiplier] - 8*8 multiplier and its test: using booth
File list (Check if you may need any files): 
alu_arith.txt
alu_mux.txt
alu_shft.txt
ctrl.txt
dat_alu_ueb2.txt
dat_mx_bus_ueb2.txt
dat_reg_ueb2.txt
dat_ueb2.txt
mini_core.txt
output_reg_ueb2.txt
ram128x8_ueb2.txt
tb_mini_core_u2.txt
testcase_u2.txt

CodeBus www.codebus.net