Description: Design into the digital arithmetic logic operation unit, in accordance with menu 74LS181 with Verilog HDL hardware description language programming ALU181 function arithmetic logic operations, editing Experimental schematic diagram, in the Arithmetic Logic Unit schematic diagram on its expansion into the spaces for arithmetic logic operation unit, its compiler, and the design of their simulation waveforms, and finally download the verification
- [alu_32_bit] - verilog 32-bit ALU
- [DivArrUns] - Using VHDL realize the divider, so very,
- [alu] - 16-bit RISC CPU
- [alu181] - alu calculator VHDL code, introduction o
- [shiyanyi] - Arithmetic logic operation unit ALU (74L
- [ALU_verilog] - Verilog languages with four arithmetic l
- [07302529] - Principles of Computer Organization Expe
- [ALU] - This is a vhdl language used to achieve
File list (Check if you may need any files):
alu
...\alu.asm.rpt
...\alu.bdf
...\alu.bsf
...\alu.done
...\alu.fit.rpt
...\alu.fit.smsg
...\alu.fit.summary
...\alu.flow.rpt
...\alu.map.rpt
...\alu.map.summary
...\alu.pin
...\alu.pof
...\alu.qpf
...\alu.qsf
...\alu.qws
...\alu.sim.rpt
...\alu.sof
...\alu.tan.rpt
...\alu.tan.summary
...\alu.vwf
...\alu181.bsf
...\alu181.v
...\cnt2.v
...\cnt4.bsf
...\cnt4.v
...\db
...\..\add_sub_2rh.tdf
...\..\add_sub_8rh.tdf
...\..\add_sub_9rh.tdf
...\..\add_sub_hsh.tdf
...\..\add_sub_knh.tdf
...\..\add_sub_lnh.tdf
...\..\add_sub_lsh.tdf
...\..\add_sub_msh.tdf
...\..\add_sub_toh.tdf
...\..\alu.asm.qmsg
...\..\alu.cbx.xml
...\..\alu.cmp.bpm
...\..\alu.cmp.cdb
...\..\alu.cmp.ecobp
...\..\alu.cmp.hdb
...\..\alu.cmp.logdb
...\..\alu.cmp.rdb
...\..\alu.cmp.tdb
...\..\alu.cmp0.ddb
...\..\alu.cmp_bb.cdb
...\..\alu.cmp_bb.hdb
...\..\alu.cmp_bb.logdb
...\..\alu.cmp_bb.rcf
...\..\alu.dbp
...\..\alu.db_info
...\..\alu.eco.cdb
...\..\alu.eds_overflow
...\..\alu.fit.qmsg
...\..\alu.fnsim.cdb
...\..\alu.fnsim.hdb
...\..\alu.fnsim.qmsg
...\..\alu.hier_info
...\..\alu.hif
...\..\alu.map.bpm
...\..\alu.map.cdb
...\..\alu.map.ecobp
...\..\alu.map.hdb
...\..\alu.map.logdb
...\..\alu.map.qmsg
...\..\alu.map_bb.cdb
...\..\alu.map_bb.hdb
...\..\alu.map_bb.logdb
...\..\alu.pre_map.cdb
...\..\alu.pre_map.hdb
...\..\alu.psp
...\..\alu.pss
...\..\alu.rtlv.hdb
...\..\alu.rtlv_sg.cdb
...\..\alu.rtlv_sg_swap.cdb
...\..\alu.sgdiff.cdb
...\..\alu.sgdiff.hdb
...\..\alu.signalprobe.cdb
...\..\alu.sim.cvwf
...\..\alu.sim.hdb
...\..\alu.sim.qmsg
...\..\alu.sim.rdb
...\..\alu.simfam
...\..\alu.sld_design_entry.sci
...\..\alu.sld_design_entry_dsc.sci
...\..\alu.syn_hier_info
...\..\alu.tan.qmsg
...\..\alu.tis_db_list.ddb
...\..\cntr_6dh.tdf
...\..\mux_1hc.tdf
...\..\prev_cmp_alu.asm.qmsg
...\..\prev_cmp_alu.fit.qmsg
...\..\prev_cmp_alu.map.qmsg
...\..\prev_cmp_alu.qmsg
...\..\prev_cmp_alu.sim.qmsg
...\..\prev_cmp_alu.tan.qmsg
...\..\wed.wsf
...\lpm_counter0.bsf
...\lpm_counter0.inc
Download