Verilog_code_for_AWGN verilog code for implementat - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: Verilog_code_for_AWGN

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
10.07mb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
xiejin03

Description: verilog code for implementation of awgn channel noise. support variable snr. use LSFR to implement the pseudo random sequence.

Downloaders recently: [More information of uploader xiejin03]

To Search: awgn Verilog_code_for_AWGN verilog AWGN awgn vhdl Verilog noise awgn verilog verilog snr AWGN by vhdl awgn in vhdl

[qpsk_rayleighawgn_berpowerspec] - QPSK modulation in awgn/Rayleigh Channel
[allidt_20020616.tar] - Employing a dual-port ram reader interfa
[FPGA_27eg] - FPGA value of the 27 examples. Rar inclu
[lfsr] - Pseudo-random sequence generator- linear
[fft64] - the fft of 64 points
[Libero8.5_UG] - Libero Integrated Design Environment (ID
[CPU_Architecture] - Our processor is a RISC processor that c

File list (Check if you may need any files):

AWGN.cr.mti
AWGN.mpf
AWGN.mpf_lock
AWGN.mpf_new
AWGN.v
AWGN.v.bak
awgn_LFSR.cr.mti
awgn_LFSR.mpf
AWGN_noise
AWGN_noise.bak
AWGN_noise_tb
AWGN_noise_tb.bak
transcript
vish_stacktrace.vstf
vsim.wlf

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.