Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: Digital clock with Verilog , successfully ran on the board of ACTEL A3P030
 Downloaders recently: [More information of uploader xiaoyue]
 To Search:
  • [verilog-clock] - -Multifunctional digital clock written i
  • [examples] - Verilog clock divider ~ 50hmz, using bau
File list (Check if you may need any files): 
bcd_decoder.v
clk_div.v
clk_div2.v
counter10.v
counter6.v
display.v
test_clock.v
udpT_flipflop.v

CodeBus www.codebus.net