Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VB_decode Download
 Description: Viterbi decoding of the VHDL code, and accompanied by a detailed description
 Downloaders recently: [More information of uploader 66299445]
  • [ViterbiFPGA] - paper format that includes Viterbi Decod
  • [viterbi_node_sync_design] - A complete viterbi decoding procedures a
  • [viterbi] - A complete viterbi coding procedures, th
  • [husw] - Language Design with VHDL Viterbi decode
  • [hdl] - This is a calculation of the Viterbi dec
  • [hdlsaf] - This is a calculation of the Viterbi dec
  • [viterbi_hdl] - Complete realization of the Viterbi algo
  • [ViterbiDecoder] - This is the thesis for viterbi decoder w
  • [Viterbi_decoder] - Viterbi decoder。Verilog
  • [Viterbi] - Using assembly language, complete DSP-BF
File list (Check if you may need any files):
VB decode
.........\design document.pdf
.........\Viterbi Decode K9 R12 Hard Decision
.........\...................................\acs.v
.........\...................................\bmg.v
.........\...................................\control.v
.........\...................................\decoder.v
.........\...................................\dff.v
.........\...................................\mmu.v
.........\...................................\params.v
.........\...................................\ram.v
.........\...................................\tbu.v
.........\...................................\testbench.v
.........\...................................\viterbi_encode9.v
    

CodeBus www.codebus.net