Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fenpinqi Download
 Description: written in verilog divider, the maximum frequency of input frequency, no glitches, very good
 Downloaders recently: [More information of uploader 602241526]
 To Search:
File list (Check if you may need any files): 
新建文件夹
..........\dclk1.bsf
..........\dclk1.v
..........\dclk2.bsf
..........\dclk2.v
..........\freq.bdf
..........\key.bsf
..........\key.v

CodeBus www.codebus.net