Description: verilog to achieve a " parallel input, parallel output shift register"
To Search:
- [lg] - Verilog code, based on model configurati
- [shift_register] - Using Verilog implementation of the shif
- [ascfifotestbench] - Since the write fifo TESTBench asynchron
- [smart_pointer_src] - The Safest Smart Pointer of the East
- [LFSR] - verilog to achieve 8-order pseudo-random
- [verilogcode] - Verilog language implementation of MUX a
File list (Check if you may need any files):
shifter.vhd
Download