Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rs232 Download
 Description: fpga serial read and write procedures, by the hardware to test the success of 9600 baud rate. frequency value can be changed to adapt to a different clock and baud rate
  • [UART] - Using FPGA to achieve the RS232 asynchro
  • [uart(Verilog)] - RS232 verilog source code, if necessary
  • [DEMO1_KEY_LED] - err
  • [uart] - Strings parallel to achieve communicatio
  • [FPGAuartdebug] - FPGA serial debugger interface, using VH
  • [Rs232sourcecode] - Working RS232 controller running at 9600
  • [FFT-FPGA] - FFT processor, FPGA design, suitable for
  • [RS232] - RS232 communication program of the FPGA,
  • [rs232] - Serial communication through the FPGA, t
  • [FPGA-UART] - VHDL implementation of serial communicat
File list (Check if you may need any files):
rs232
.....\db
.....\..\rs232.asm.qmsg
.....\..\rs232.cbx.xml
.....\..\rs232.cmp.bpm
.....\..\rs232.cmp.cdb
.....\..\rs232.cmp.ecobp
.....\..\rs232.cmp.hdb
.....\..\rs232.cmp.logdb
.....\..\rs232.cmp.rdb
.....\..\rs232.cmp.tdb
.....\..\rs232.cmp0.ddb
.....\..\rs232.cmp_bb.cdb
.....\..\rs232.cmp_bb.hdb
.....\..\rs232.cmp_bb.logdb
.....\..\rs232.cmp_bb.rcf
.....\..\rs232.dbp
.....\..\rs232.db_info
.....\..\rs232.eco.cdb
.....\..\rs232.eds_overflow
.....\..\rs232.fit.qmsg
.....\..\rs232.hier_info
.....\..\rs232.hif
.....\..\rs232.map.bpm
.....\..\rs232.map.cdb
.....\..\rs232.map.ecobp
.....\..\rs232.map.hdb
.....\..\rs232.map.logdb
.....\..\rs232.map.qmsg
.....\..\rs232.map_bb.cdb
.....\..\rs232.map_bb.hdb
.....\..\rs232.map_bb.logdb
.....\..\rs232.merge.qmsg
.....\..\rs232.pre_map.cdb
.....\..\rs232.pre_map.hdb
.....\..\rs232.psp
.....\..\rs232.pss
.....\..\rs232.rtlv.hdb
.....\..\rs232.rtlv_sg.cdb
.....\..\rs232.rtlv_sg_swap.cdb
.....\..\rs232.sgdiff.cdb
.....\..\rs232.sgdiff.hdb
.....\..\rs232.signalprobe.cdb
.....\..\rs232.sim.cvwf
.....\..\rs232.sim.hdb
.....\..\rs232.sim.qmsg
.....\..\rs232.sim.rdb
.....\..\rs232.sld_design_entry.sci
.....\..\rs232.sld_design_entry_dsc.sci
.....\..\rs232.smp_dump.txt
.....\..\rs232.syn_hier_info
.....\..\rs232.tan.qmsg
.....\..\wed.wsf
.....\reciever.vhd
.....\rs232.asm.rpt
.....\rs232.cdf
.....\rs232.done
.....\rs232.dpf
.....\rs232.fit.rpt
.....\rs232.fit.smsg
.....\rs232.fit.summary
.....\rs232.flow.rpt
.....\rs232.map.rpt
.....\rs232.map.summary
.....\rs232.merge.rpt
.....\rs232.pin
.....\rs232.pof
.....\rs232.qpf
.....\rs232.qsf
.....\rs232.qws
.....\rs232.sim.rpt
.....\rs232.sof
.....\rs232.tan.rpt
.....\rs232.tan.summary
.....\rs232.vhd
.....\rs232.vwf
.....\transfer.vhd
    

CodeBus www.codebus.net