Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
digitaldown-conversion
Download
Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
164kb
Update:
2012-11-26
Downloads:
1 Times
Uploaded by:
gaoqingsong1234
Description:
Use FPGAto achieve digital down-convertion.For your reference, I hope it can be useful for you
Downloaders recently:
[
More information of uploader gaoqingsong1234
]
To Search:
[
ddc_simu
] - ddc simulation DDC realization process f
[
HIGHSPEEDDIGITALDOWNFREQUENCYTRANSFORMbasedonnewty
] - Introduce a new type of FPGA-based high-
[
DDS
] - In FPGA-based lookup table approach (LUT
[
11
] - Wireless communication system design and
[
project_UHF_ddc
] - VHDL language written in the realization
[
FPGA
] - FPGA
[
verilog_FPGA_DDC
] - This a verilog HDL used to achieve the r
[
xiabianpin
] - The paper application software radio dig
[
ddc
] - DDC emulation of the workflow, do not un
[
up_convert
] - DDS digital upconverter
File list
(Check if you may need any files):
digitaldown-conversion.doc
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.