Description: Design of a complete CPU, the FPGA in ALTRA adopted, VHDL language, Qutus compiler
- [SimpleCPU] - a simple CPU simulation program, a compu
- [8-CPU] - simple eight CPU, containing PDF files.
- [simplecpu] - On the use of VHDL to design a simple cp
- [cpu] - cpu VHDL Design and Implementation of mu
- [BJ-EPM_entire_board_test_code] - BJ-EPM240V2 experimental test routines a
- [cpu_eightbit] - vhdl implementation of an eight bit cpu
- [Project4] - This zipfile is composed of a bunch of M
- [CPU] - Simple 8 bit ALU which subs, adds, ands,
- [mipscpu-source] - mips cpu implementation. MIPS is the wor
- [cpu] - The purpose of this project is to design
File list (Check if you may need any files):
cpu
...\alu.bsf
...\alu.vhd
...\ar.bsf
...\ar.vhd
...\bus_dir.bsf
...\bus_dir.vhd
...\bus_mux.bsf
...\bus_mux.vhd
...\cmp_state.ini
...\controller.bsf
...\controller.vhd
...\cpu0.asm.rpt
...\cpu0.bdf
...\cpu0.done
...\cpu0.fit.eqn
...\cpu0.fit.rpt
...\cpu0.fit.summary
...\cpu0.flow.rpt
...\cpu0.map.eqn
...\cpu0.map.rpt
...\cpu0.map.summary
...\cpu0.pin
...\cpu0.pof
...\cpu0.qpf
...\cpu0.qsf
...\cpu0.qws
...\cpu0.sim.rpt
...\cpu0.sof
...\cpu0.tan.rpt
...\cpu0.tan.summary
...\cpu0.vwf
...\cpu0_assignment_defaults.qdf
...\db
...\..\add_sub_kjh.tdf
...\..\add_sub_ljh.tdf
...\..\cpu0.asm.qmsg
...\..\cpu0.atom.rvd
...\..\cpu0.cbx.xml
...\..\cpu0.cmp.cdb
...\..\cpu0.cmp.hdb
...\..\cpu0.cmp.rdb
...\..\cpu0.cmp.tdb
...\..\cpu0.cmp0.ddb
...\..\cpu0.db_info
...\..\cpu0.eco.cdb
...\..\cpu0.eds_overflow
...\..\cpu0.fit.qmsg
...\..\cpu0.hier_info
...\..\cpu0.hif
...\..\cpu0.map.cdb
...\..\cpu0.map.hdb
...\..\cpu0.map.qmsg
...\..\cpu0.pre_map.cdb
...\..\cpu0.pre_map.hdb
...\..\cpu0.psp
...\..\cpu0.rpp.qmsg
...\..\cpu0.rtlv.hdb
...\..\cpu0.rtlv_sg.cdb
...\..\cpu0.rtlv_sg_swap.cdb
...\..\cpu0.sgate.rvd
...\..\cpu0.sgdiff.cdb
...\..\cpu0.sgdiff.hdb
...\..\cpu0.sim.hdb
...\..\cpu0.sim.qmsg
...\..\cpu0.sim.rdb
...\..\cpu0.sim.vwf
...\..\cpu0.sld_design_entry.sci
...\..\cpu0.sld_design_entry_dsc.sci
...\..\cpu0.smp_dump.txt
...\..\cpu0.syn_hier_info
...\..\cpu0.tan.qmsg
...\..\cpu0_cmp.qrpt
...\..\cpu0_sim.qrpt
...\flag_reg.bsf
...\flag_reg.vhd
...\ir.bsf
...\ir.vhd
...\pc.bsf
...\pc.vhd
...\reg.bsf
...\reg.vhd
...\reg_mux.bsf
...\reg_mux.vhd
...\reg_out.bsf
...\reg_out.vhd
...\reg_test.bsf
...\reg_test.vhd
...\reg_testa.bsf
...\reg_testa.vhd
...\t1.bsf
...\t1.vhd
...\t2.bsf
...\t2.vhd
...\t3.bsf
...\t3.vhd
...\timer.bsf
...\timer.vhd
Download