Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: The UART design was designed from a standard uart function with a read/write microprocessor interface. It includes standard framing error, parity control and overrun detection.
 Downloaders recently: [More information of uploader diuer]
 To Search:
  • [UART] - Using FPGA to achieve the RS232 asynchro
  • [edaok_UART_FPGA] - With the FPGA to achieve UART serial com
File list (Check if you may need any files):
uart
....\rcvr.v
....\txmit.v
....\uart.v
    

CodeBus www.codebus.net