rs_decoder_31_19_6_latest.tar RS decoder FPGA to a - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: rs_decoder_31_19_6_latest.tar

Category:
VHDL-FPGA-Verilog
Tags:
[Linux] [C/C++] [源码]
File Size:
13kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
pifu21

Description: RS decoder FPGA to achieve, there TestBench

Downloaders recently: [More information of uploader pifu21]

To Search: rs

[rs-codec(255-223).Rar] - This is rs (255,223) verilog source codi
[RS(32to28)encoderanddecoder] - RS (32,28) encoder and decoder VHDL
[rs-codec(255-223)] - RS coding is an error-correcting codes,
[rscode] - RS encoder in the realization of the fpg
[final_decode] - rs on fpga decoder in the realization of
[RS(204.188)design] - RS (204,188) decoder that the original d
[RSverilog] - RS decoding main modules of the verilog
[rs_encorder] - RS coding fpga implementation, detailed

File list (Check if you may need any files):

rs_decoder_31_19_6_latest.tar

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.