Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DE2_70_TV Download
 Description: -------------------Verilog---------------- This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor. Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.
 Downloaders recently: [More information of uploader sami_work]
  • [24bitRGBToYUV422] - this tool 24 can be converted into RGB Y
  • [DportV1] - The next generation of display interface
  • [saa7113shipincaiji] - Video image acquisition verilog HDl sour
  • [DE2_70_User_manual_v101] - Altera DE2-70 development board manual
  • [vga_display] - vga_controller source code and c code wh
  • [TC221FPGA] - TCC221 camera and FPGA to get a picture
  • [LCD] - LCD display complete code, the use of Ve
  • [xapp460] - xilinx hdmi tx rx verilog code datasheet
  • [ourdev_247126] - his design converts DVD video into a for
  • [H.264] - With regard to h.264 video decoder full
File list (Check if you may need any files):
DE2_70_TV
.........\AUDIO_DAC.v
.........\db
.........\..\DE2_70_TV.db_info
.........\..\DE2_70_TV.eco.cdb
.........\..\DE2_70_TV.sld_design_entry.sci
.........\DE2_70_TV.pof
.........\DE2_70_TV.qpf
.........\DE2_70_TV.qsf
.........\DE2_70_TV.qws
.........\DE2_70_TV.sof
.........\DE2_70_TV.v
.........\DE2_70_TV_assignment_defaults.qdf
.........\DIV.v
.........\I2C_AV_Config.v
.........\I2C_Controller.v
.........\ITU_656_Decoder.v
.........\Line_Buffer.v
.........\MAC_3.v
.........\PLL.v
.........\README.txt
.........\Reset_Delay.v
.........\Sdram_Control_4Port
.........\...................\command.v
.........\...................\control_interface.v
.........\...................\Sdram_Control_4Port.v
.........\...................\Sdram_Params.h
.........\...................\Sdram_PLL.bsf
.........\...................\Sdram_PLL.ppf
.........\...................\Sdram_PLL.v
.........\...................\Sdram_RD_FIFO.v
.........\...................\Sdram_WR_FIFO.v
.........\...................\sdr_data_path.v
.........\SEG7_LUT.v
.........\SEG7_LUT_8.v
.........\TD_Detect.v
.........\TP_RAM.v
.........\VGA_Ctrl.v
.........\YCbCr2RGB.v
.........\YUV422_to_444.v
    

CodeBus www.codebus.net