Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 2 Download
 Description: Use maxplus2 completed one complete with hours, minutes, seconds, show 24h time functions 2, can complete the whole point timekeeping function, require that when the digital clock minutes, and seconds counter when the count to 59min52s, driver audio circuit, four high and one low, soon as the end of the last loud, the whole point of time to 3 to complete the " time" and " sub" when the school is also able to clear the seconds counter.
 Downloaders recently: [More information of uploader yu19870709]
 To Search:
  • [clock] - This is a digital clock digital logic ci
  • [tennis] - The two table tennis table tennis game c
  • [VHDL] - (1) using VHDL language program, in the
File list (Check if you may need any files):
报时式数字钟.doc
    

CodeBus www.codebus.net