c_xapp851 This is the xilinx application note xapp

Title: c_xapp851

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
399kb
Update:
2012-11-26
Downloads:
1 Times
Uploaded by:
wert_YUIO

Description: This is the xilinx application note xapp851 the Chinese version. This application note describes the Virtex ™ -5 devices to achieve 200 MHz DDR SDRAM (JEDEC DDR400 (PC3200) standard) controller. The Design and Implementation of the use of IDELAY unit to adjust read data timing. Reading the data calibration and adjust the timing for completion of this controller.

Downloaders recently: [More information of uploader wert_YUIO]

To Search: VHDL DDR ddr ddr sdram vhdl JEDEC

[mx27ads_x33] - i.MX27 development board schematic detai
[ref-ddr-sdram-vhdl] - VHDL prepared based on the DDR-SDRAM con
[CODE] - ddr2 source code ddr 2 source code
[Xilinx_JTAG] - Xilinx JTAG LPT version, Eagle 5.6.0 sch
[ddr_verilog_xilinx] - xilinx of ddr sdram controller documenta
[DDR2_hardcore_userguide] - xillinx Spartan6 FPGA DDR Interface Desi
[ddr-sdram--chengxu] - ddr
[ddr-sdram] - Verilog source code for DDR SDRAM contro

File list (Check if you may need any files):

c_xapp851.pdf

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net