Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: A duty cycle of 1:1 10-400 points based on frequency counter, useful, free to set up
 Downloaders recently: [More information of uploader maihongliang]
 To Search:
  • [frediv] - 1:1 duty cycle of the divider of the VHD
File list (Check if you may need any files):
count_filter.vhd
counter10.vhd
counter100.vhd
counter2.vhd
counter20.vhd
counter200.vhd
counter40.vhd
counter400.vhd
counter42.vhd
counter50.vhd
counter80.vhd
count10.vhd
    

CodeBus www.codebus.net