Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: frediv Download
 Description: 1:1 duty cycle of the divider of the VHDL implementation, including the odd and even frequency.
 Downloaders recently: [More information of uploader lhb19880309]
 To Search:
  • [counter] - A duty cycle of 1:1 10-400 points based
  • [zh_CN] - Under the open-source Linux software, EM
File list (Check if you may need any files): 
frediv\fredivn.vhd
......\fredivn1.vhd
frediv

CodeBus www.codebus.net