Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDR_Xilinx Download
 Description: xilinx公司DDR控制ip
 Downloaders recently: [More information of uploader jfp_msn]
 To Search:
  • [ddr] - ISE MIG1.6 generated DDR SDRAM controlle
  • [mig_23] - ISE using the core generator to generate
File list (Check if you may need any files):
RAM_8D_1.vhd
clk_dcm_sim.vhd
ctrller.vhd
data_path.vhd
data_path_sim.vhd
ddr_controller.ucf
ddr_controller_top.vhd
ddr_controller_top_tb.vhd
dqs_strobe.vhd
RAM_8D.vhd
clk_dcm.vhd
readme.txt
sync_dqs2clk_DRAM.vhd
v2_ddr_iob.vhd
v2_ddr_iob_8.vhd
v2_ddr_iob_sim.vhd
v2_dqs_iob.vhd
test.vhd
mt46v4m32.vhd
    

CodeBus www.codebus.net