1212 VERILOG+ HDL hardware description language te - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: 1212

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
4kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:

Description: VERILOG+ HDL hardware description language telephone billing system, practice code.

Downloaders recently: [More information of uploader ]

To Search: Verilog HDL

[dual-channelpulsegenerator(veralog).Rar] - Verilog HDL dual-channel pulse generator
[taix_fee] - verilog HDL prepared Taxi Accounting Sys
[traffic] - Verilog hdl developed a complete example
[java] - actual java cafe billing system, which c
[dianxinjifei] - A telecommunications billing system, inc
[DDS__FPGA] - The DDS signal generator based on FPGA d

File list (Check if you may need any files):

电话计费器的Verilog实现\电话计费器.doc
电话计费器的Verilog实现

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.