syn_frame verilog-based frame synchronization sear - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: syn_frame

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
1kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
ggdf.123456

Description: verilog-based frame synchronization searching

Downloaders recently: [More information of uploader ggdf.123456]

To Search: syn_frame.rar fpga

[frame_decode_and_encode] - Verilog prepared with a series of frames
[OFDM_qam] - a new OFDM frame synchronization method,
[xsi] - verilog achieve frame synchronization, a
[Verilog] - Realize the Ethernet interface Verilog s
[mdio-md] - At present, Ethernet PHY chip through th
[FPGAFFT] - FPGA serial control AD (AD0804), state m
[image_download_demo(valid20091129)] - DE1 digital photo frame to achieve the v
[8537553516_FIR] - The best example of filter design, paral
[Frame_Detection] - ofdm system full frame synchronization m

File list (Check if you may need any files):

syn_frame.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.