Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads Documents Program doc
Title: UART_spec Download
 Description: a UART model with FIFO buffer, design with verilog
 Downloaders recently: [More information of uploader minhquang28285]
 To Search: uart fifo Verilog FIFO UART FIFO VERILOG verilog uart fifo Verilog uart Verilog fifo FIFO uart uart with fifo in verilog
  • [FIFO_v] - FIFO verilog achieve, enclosing testbenc
  • [S7_UART] - FPGA realization of the use of serial co
  • [uart] - This is the UART controller, has been ru
  • [UART] - The use of FPGA-FIFO, state machine, pin
  • [mini-uart] - Verilog implementation mini-uart, code F
  • [UART] - I have written of the FPGA asynchronous
  • [fifo-verilog] - Own design of a FIFO register, with veri
File list (Check if you may need any files): 
UART_spec.pdf

CodeBus www.codebus.net