Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: exer4 Download
 Description: Design of the two athletes running the stopwatch timing, verilog great job
 Downloaders recently: [More information of uploader ltltll]
 To Search:
  • [exer3] - 3, the circuit using as little as possib
File list (Check if you may need any files): 
exer4\stopwatch.v
.....\test_bench.v
.....\verilog大作业＿秒表＿report.doc
exer4
.....\要求.doc

CodeBus www.codebus.net