Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
123
Download
Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
587kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
383778215
Description:
Verilog是广泛应用的硬件描述语言,可以用在硬件设计流程的建模、综合和模拟等多个阶段。随着硬件设计规模的不断扩大,应用硬件描述语言进行描述的CPLD结构,成为设计专用集成电路和其他集成电路的主流。通过应用Verilog HDL对多功能电子钟的设计,达到对Verilog HDL的理解,同时对CPLD器件进行简要了解。
Downloaders recently:
[
More information of uploader 383778215
]
To Search:
[
digitalelectronicclock.Rar
] - digital electronic clock this digital el
[
hardwareengineerinterview
] - It plays well in hardware engineer inter
[
clock
] - verilog implementation stopwatch program
[
cordic-verilog
] - Written using Verilog cordic phase ident
File list
(Check if you may need any files):
简易电子钟设计.doc
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.