Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ans Download
 Description: Digital Competition Responder features a realization. Quad Responder function, with time out and answer time-out function Responder 2. Scoring display, each corresponding to the two digital control, can display the score 0-99, reset initial value is 10.
 To Search:
File list (Check if you may need any files):
ans\ans.asm.rpt
...\ans.cdf
...\ans.done
...\ans.eda.rpt
...\ans.fit.eqn
...\ans.fit.rpt
...\ans.flow.rpt
...\ans.map.eqn
...\ans.map.rpt
...\ans.pin
...\ans.pof
...\ans.qpf
...\ans.qsf
...\ans.qws
...\ans.sim.rpt
...\ans.sof
...\ans.tan.rpt
...\ans.tan.summary
...\ans.v
...\ans.vwf
...\cmp_state.ini
...\db\add_sub_3ih.tdf
...\..\add_sub_ggh.tdf
...\..\add_sub_hgh.tdf
...\..\ans-sim.vwf
...\..\ans.ans.sld_design_entry.sci
...\..\ans.asm.qmsg
...\..\ans.cmp.cdb
...\..\ans.cmp.ddb
...\..\ans.cmp.hdb
...\..\ans.cmp.rdb
...\..\ans.cmp.tdb
...\..\ans.csf.qmsg
...\..\ans.db_info
...\..\ans.eda.qmsg
...\..\ans.fit.qmsg
...\..\ans.fnsim.hdb
...\..\ans.hif
...\..\ans.icc
...\..\ans.map.cdb
...\..\ans.map.hdb
...\..\ans.map.qmsg
...\..\ans.pre_map.hdb
...\..\ans.project.hdb
...\..\ans.rpp.qmsg
...\..\ans.rtlv.hdb
...\..\ans.rtlv_rvd.rvd
...\..\ans.rtlv_sg.cdb
...\..\ans.rtlv_sg_swap.cdb
...\..\ans.sgdiff.cdb
...\..\ans.sgdiff.hdb
...\..\ans.signalprobe.cdb
...\..\ans.sim.hdb
...\..\ans.sim.qmsg
...\..\ans.sim.rdb
...\..\ans.tan.qmsg
...\..\ans_cmp.qrpt
...\..\ans_hier_info
...\..\ans_sim.qrpt
...\..\ans_syn_hier_info
...\sim.cfg
...\db
ans
    

CodeBus www.codebus.net