Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PN4 Download
 Description: Language: VHDL function: the sequence characteristics of the PN4 a 4-bit sequence of the first two to take different or, let a sequence of left, with the result as a sequence of different or the last one. Sequence cycle is 15, or 15-bit pseudo-random sequence. Including sequence generation module and detection module. For error detection, the first capture phase. Then, provided the total number of test code, statistics, the number of these codes can not meet the characteristics of PN sequences, with the number of counter statistics. If you find too many errors, it may be the phase offset, re-acquisition phase, then the error detection. Simulation tools: modelsim synthesis tool: quartus II
 To Search:
  • [VHDL] - This article describes the use of exampl
File list (Check if you may need any files):
PN4\pn4.vhd
...\PN4chk.vhd
...\pn4chk_tb.vhd
...\pn4_top.vhd
PN4
    

CodeBus www.codebus.net