Description: CRC checksum generation cycle. File is (40,32) of the check code generation circuit, the use of serial input, serial output mode.
To Search:
- [UART] - Hardware description language of the H.2
- [UART] - Using the Quartus ii software, programmi
File list (Check if you may need any files):
CRC\CRC.asm.rpt
...\CRC.done
...\CRC.fit.rpt
...\CRC.fit.summary
...\CRC.flow.rpt
...\CRC.map.rpt
...\CRC.map.summary
...\CRC.pin
...\CRC.pof
...\CRC.qpf
...\CRC.qsf
...\CRC.qws
...\CRC.sim.rpt
...\CRC.tan.rpt
...\CRC.tan.summary
...\CRC.vhd
...\CRC.vhd.bak
...\CRC.vwf
...\db\add_sub_pnh.tdf
...\..\CRC.asm.qmsg
...\..\CRC.cbx.xml
...\..\CRC.cmp.cdb
...\..\CRC.cmp.hdb
...\..\CRC.cmp.logdb
...\..\CRC.cmp.rdb
...\..\CRC.cmp.tdb
...\..\CRC.cmp0.ddb
...\..\CRC.db_info
...\..\CRC.eco.cdb
...\..\CRC.eds_overflow
...\..\CRC.fit.qmsg
...\..\CRC.hier_info
...\..\CRC.hif
...\..\CRC.lpc.html
...\..\CRC.lpc.rdb
...\..\CRC.lpc.txt
...\..\CRC.map.cdb
...\..\CRC.map.hdb
...\..\CRC.map.logdb
...\..\CRC.map.qmsg
...\..\CRC.pre_map.cdb
...\..\CRC.pre_map.hdb
...\..\CRC.rtlv.hdb
...\..\CRC.rtlv_sg.cdb
...\..\CRC.rtlv_sg_swap.cdb
...\..\CRC.sgdiff.cdb
...\..\CRC.sgdiff.hdb
...\..\CRC.sim.cvwf
...\..\CRC.sim.hdb
...\..\CRC.sim.qmsg
...\..\CRC.sim.rdb
...\..\CRC.sld_design_entry.sci
...\..\CRC.sld_design_entry_dsc.sci
...\..\CRC.syn_hier_info
...\..\CRC.tan.qmsg
...\..\CRC.tis_db_list.ddb
...\..\CRC.tmw_info
...\..\prev_cmp_CRC.asm.qmsg
...\..\prev_cmp_CRC.fit.qmsg
...\..\prev_cmp_CRC.map.qmsg
...\..\prev_cmp_CRC.qmsg
...\..\prev_cmp_CRC.sim.qmsg
...\..\prev_cmp_CRC.tan.qmsg
...\..\wed.wsf
...\incremental_db\compiled_partitions\CRC.root_partition.map.kpt
...\..............\README
...\..............\compiled_partitions
...\db
...\incremental_db
CRC
Download