Description: Modelsim is a very popular tool for simulating the verilog language and debugging. This paper focus to tell the basic script of modelsim and it can help to greatly improve our dugging efficency..
To Search:
- [viterbi] - Hard decision viterbi decoding in hardwa
- [main] - Tension with STC12C5406 MCU AD detection
File list (Check if you may need any files):
Modelsim脚本应用.docx
Download