32_bit_complex_multiplier 32_bit complex multiplie - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: 32_bit_complex_multiplier

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
8kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
wilson

Description: 32_bit complex multiplier,written in verilog HDL.

Downloaders recently: [More information of uploader wilson]

To Search: complex verilog 32 MULTIPLIER VERILOG

[32bits_float_muliplier] - 32-bit floating-point multiplier design,
[cmultip] - With VERILOG HDL achieve savings of 16-b
[mult] - 32-bit floating point multiplier source
[Verilog-float-mutiplier] - 32 float mutiplier
[CCMU] - Code is a complex multiplier, two comple

File list (Check if you may need any files):

com_mult.v
compressor.v
mul_16.v
testbench.v
adder_32.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.