CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - 数字钟
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - 数字钟 - List
[
VHDL-FPGA-Verilog
]
多功能数字钟设计
DL : 0
我做课程设计时候所设计出的数字钟电路,实现分、秒计时,异步复位、暂停功能,已经在板子上面实现。和大家分享,一起进步!
Update
: 2010-10-15
Size
: 178.2kb
Publisher
:
chenlu1986
[
Documents
]
简易数字钟制作工程文件
DL : 0
用8051制作数字钟的C程序及keil工程文件
Update
: 2011-04-02
Size
: 60.13kb
Publisher
:
zenglou@126.com
[
SourceCode
]
1602数字钟
DL : 0
1602数字钟 DS1302
Update
: 2011-05-30
Size
: 91.04kb
Publisher
:
HHHJ123
[
SCM
]
多功能数字钟
DL : 2
多功能数字钟,具有时分秒校正功能,12/24小时切换功能,并且附有详细的代码注释和仿真电路图,值得借鉴
Update
: 2012-01-03
Size
: 273.14kb
Publisher
:
liu_yu6@163.com
[
Other
]
数字钟
DL : 0
以前做的一个数字钟-before doing a digital clock
Update
: 2025-02-17
Size
: 50kb
Publisher
:
王克迅
[
Graph program
]
数字钟,VC
DL : 0
图形编程:数字钟,VC-graphical programming : digital clock, VC
Update
: 2025-02-17
Size
: 6kb
Publisher
:
gf
[
SCM
]
数字钟和显示
DL : 1
数字钟的显示程序以及一个检验显示的程序,用在8051或8031-digital clock display procedures and an examination revealed that the procedures used in 8051 or 8031
Update
: 2025-02-17
Size
: 1kb
Publisher
:
陆魁
[
VHDL-FPGA-Verilog
]
Verilog DHL数字钟
DL : 0
用Verilog DHL语言编写的一个数字钟程序,除了基本计数,还具有校时,闹钟功能-Verilog language used in the preparation of a digital clock procedures, in addition to the basic count, but also with school, an alarm clock
Update
: 2025-02-17
Size
: 2kb
Publisher
:
谢树扬
[
Other
]
十进制计数器和数字钟
DL : 0
此程序是两个简单十进制计数器和数字钟,不完备之处请指教,谢谢!-this procedure is a simple two decimal counter and digital clock, from incomplete please enlighten, thank you!
Update
: 2025-02-17
Size
: 2kb
Publisher
:
[
assembly language
]
数字钟小程序
DL : 0
本设计由单片机时钟芯片、模数转换芯片为核心,辅以必要的电路,构成了一个具有多功能的数字时钟 。能够准确的显示时间、调整时间、闹钟定时等功能。-designed by the MCU clock chip, analogue to digital converter chip as the core, supplemented by the necessary circuit, constitute a multi-function digital clock. To accurately indicate the time, adjusting time, regular alarm clock functions.
Update
: 2025-02-17
Size
: 75kb
Publisher
:
玉华
[
SCM
]
数字钟实验(基于c51)
DL : 0
这是一个用c51做的数字钟源代码,实现了时间设置,闹铃设置等一系列钟表的功能,并付上了硬件原理图,供大家学习和参考,我的qq:9577287-This is a decoder to do with the number of Zhong Yuan code and realized the time settings, Alarms set up a series of watches function and pay its hardware schematics, for all learning and reference, I qq : 9577287
Update
: 2025-02-17
Size
: 29kb
Publisher
:
田晶昌
[
SCM
]
用8031单片机控制的数字钟
DL : 0
用8031单片机控制的数字钟,WORD文档形式的.-8031 with the control of the digital clock, in the form of Word documents.
Update
: 2025-02-17
Size
: 28kb
Publisher
:
浅牧
[
Other
]
数字时钟
DL : 0
基于ewb的多功能数字钟,有普通的时间功能,整点报时功能,还有闹钟功能(Multifunctional digital clock based on EWB)
Update
: 2025-02-17
Size
: 202kb
Publisher
:
缤纷
[
VHDL-FPGA-Verilog
]
数字钟(8)
DL : 0
数字钟(总)整点报时,8位数码管显示。VHDL语言设计。。。。(Digital clock (total) the whole point timekeeping, 8 digital display. VHDL language design....)
Update
: 2025-02-17
Size
: 1.91mb
Publisher
:
tws1011
[
Embeded-SCM Develop
]
数字钟设计
DL : 0
能够利用pfga实现简易的数字钟,有计时、复位、调时间等功能。(A simple digital clock can be realized by using PFGA.)
Update
: 2025-02-17
Size
: 7.73mb
Publisher
:
321吴亦凡123
[
Other
]
数字钟设计
DL : 0
1.蜂鸣器整点报时 2.clr清零端,按下全部归零 3.使能端,按下使能端,数字钟停止,放开使能端,数字钟恢复(A digital clock, with a buzzer, a reset button, and an end.)
Update
: 2025-02-17
Size
: 485kb
Publisher
:
213qeqe
[
VHDL-FPGA-Verilog
]
数字钟
DL : 0
数字钟(Digital clock)
Update
: 2025-02-17
Size
: 15kb
Publisher
:
随风走
[
Embeded-SCM Develop
]
多点定是数字钟的设计
DL : 0
以AT89S51单片机为核心器件,组成一个定时数字钟系统,系统显示器由四位数字型数码管组成,分别显示小时和分钟,能够随时对当前时间进行调整,并能构随时输入定时时间,在定时时间到时会有提示音提示时间已到。(Using AT89S51 microcontroller as the core device, a digital clock timing system, the system displays a four bit digital type digital tube, respectively, show the hours and minutes, can adjust the current time, and the input time at any time in the regular time, there will be time to prompt tone.)
Update
: 2025-02-17
Size
: 165kb
Publisher
:
pczx2012
[
SCM
]
lcd数字钟
DL : 0
实现LCD显示数字钟日历,并且可以进行调对(Implement LCD display digital clock calendar)
Update
: 2025-02-17
Size
: 2kb
Publisher
:
冰魄残心
[
VHDL-FPGA-Verilog
]
课程设计-数字钟
DL : 0
具有计时 设置时间 闹钟 秒表 功能的数字钟设计 外设矩阵键盘(Digital clock design peripheral matrix keyboard with the function of timing setting time alarm clock stopwatch)
Update
: 2025-02-17
Size
: 13.13mb
Publisher
:
peennnnnn
«
1
2
3
4
5
6
7
8
9
10
...
50
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.