Location:
Search - Clock tree
Search list
Description: The Clock Tree Optimization,主要介绍ASIC后端设计中的时序偏差以及时钟树综合，是ＩＣ设计人士必不可少的知识
Platform: |
Size: 843705 |
Author: watson |
Hits:
Description: The Clock Tree Optimization,主要介绍ASIC后端设计中的时序偏差以及时钟树综合，是ＩＣ设计人士必不可少的知识-The Clock Tree Optimization, the main back-end ASIC design introduction timing deviation and clock tree synthesis, is essential to IC design knowledge
Platform: |
Size: 843776 |
Author: watson |
Hits:
Description: The emphasis of this book is on real-time application of Synopsys tools, used
to combat various problems seen at VDSM geometries. Readers will be
exposed to an effective design methodology for handling complex, submicron
ASIC designs. Significance is placed on HDL coding styles,
synthesis and optimization, dynamic simulation, formal verification, DFT
scan insertion, links to layout, physical synthesis, and static timing analysis.
At each step, problems related to each phase of the design flow are identified,
with solutions and work-around described in detail. In addition, crucial issues
related to layout, which includes clock tree synthesis and back-end
integration (links to layout) are also discussed at length. Furthermore, the
book contains in-depth discussions on the basics of Synopsys technology
libraries and HDL coding styles, targeted towards optimal synthesis solution.
Platform: |
Size: 2244608 |
Author: wsea |
Hits:
Description: 潘明海 刘英哲 于维双 (论文)
中文摘要：
本文讨论了一种可在FPGA上实现的FFT结构。该结构采用基于流水线结构和快速并行乘法器的蝶形处理器。乘法器采用改进的Booth算法，简化了部分积符号扩展，使用Wallace树结构和4-2压缩器对部分积归约。以8点复点FFT为实例设计相应的控制电路。使用VHDL语言完成设计，并综合到FPGA中。从综合的结果看该结构可在XC4025E-2上以52MHz的时钟高速运行。在此基础上易于扩展为大点数FFT运算结构。
-Pan Minghai Liuying Zhe Yu-dimensional pairs (thesis) Chinese Abstract: This paper discusses an FPGA can be implemented on the structure of the FFT. The architecture based on pipeline architecture and fast parallel multiplier butterfly processor. Multiplier using modified Booth algorithm simplifying the partial product sign extension, use the Wallace tree and 4-2 compressor for partial product reduction. 8-point complex-point FFT as an example design of the corresponding control circuit. To complete the design using the VHDL language, and integrated into the FPGA. From the results of a comprehensive look at the structure can be XC4025E-2 with 52MHz clock on the high-speed operation. On this basis, easy to expand the structure for large point FFT operations.
Platform: |
Size: 128000 |
Author: culun |
Hits:
Description: 这里介绍了如何使用多时钟树的方法，这在FPGA中经常用到-This paper describes how to use multi-way clock tree, which is often used in FPGA
Platform: |
Size: 221184 |
Author: 刘智伟 |
Hits:
Description: 时钟树设计。时钟树，是个由许多buffer cell平衡搭建的网状结构，它有一个源点，一般是clock input port，也有可能是design内部某一个cell output pin，然后就是由一级一级的buffer cell搭建而成-Clock tree design. Clock tree, is balanced by the number of buffer cell to build the network structure, it has a source, usually clock input port, there may be a design within a cell output pin, then that is the one to build the level of buffer cell become
Platform: |
Size: 44032 |
Author: ink |
Hits:
Description: stm32 时钟树 说明
stm32 时钟树 说明-stm32 the the clock tree Description stm32 clock tree Description
Platform: |
Size: 389120 |
Author: li |
Hits:
Description: 这个文件包含了创建的房屋，桌子，树，钟摆等-This is a VRML file, including housing table computer clock tree sun etc
Platform: |
Size: 6165504 |
Author: oscar |
Hits:
Description: IL2200ASIC Design
Physical Implementation Styles
ASIC Design Flow
Floor and Power planning
Placement
Clock Tree Synthesis
Routing
Timing Analysis
Verification and Energy Calculation
Platform: |
Size: 1643520 |
Author: yosso |
Hits:
Description: Clock tree for CSR SiRFprimaII.
Platform: |
Size: 4096 |
Author: fieceve |
Hits:
Description: The Nomadik clock tree is described in the STN8815A12 DB V4.2 reference manual for the chip, page 94 ff.
Platform: |
Size: 6144 |
Author: xldjnb |
Hits:
Description: Device Tree Source for Keystone 2 clock tree.
Platform: |
Size: 1024 |
Author: kdbvlang |
Hits:
Description: Berlin2 BG2Q clock tree IDs.
Platform: |
Size: 2048 |
Author: zunwgwing |
Hits:
Description: Device Tree binding constants for Samsung S3C64xx clock controller.
Platform: |
Size: 1024 |
Author: gvqffan |
Hits:
Description: Device Tree Clock bindings for arch-moxart.
Platform: |
Size: 2048 |
Author: riufmneng |
Hits:
Description: Clock tree for CSR SiRFatlasVI for Linux v2.13.6.
Platform: |
Size: 2048 |
Author: jangfwsa |
Hits:
Description: The Nomadik clock tree is described in the STN8815A12 DB V4.2 reference manual for the chip, page 94 ff.
Platform: |
Size: 5120 |
Author: kingjengxr |
Hits:
Description: 经典的数字后端时钟树综合教程，很适合学习后端的同学看，介绍很详细。很难找到的。-Classic digital back-end clock tree, integrative, very suitable for the students after learning, is introduced in detail.
Platform: |
Size: 316416 |
Author: 余康为 |
Hits:
Description: physical design
floorplan
powerplan
placement
CTS
Route
Platform: |
Size: 2536448 |
Author: praveenbw |
Hits:
Description: The STM32CubeMX, featuring:
Configuration C code generation for pin multiplexing, clock tree, peripherals and middleware setup with graphical wizards
Generation of IDE ready projects for a integrated development environment tool chains(Configuration C code generation for pin multiplexing, clock tree, peripherals and middleware setup with graphical wizards
Generation of IDE ready projects for a integrated development environment tool chains
Power consumption calculation for a user-defined application sequence
Direct import of STM32 Cube embedded software libraries from st.com
Integrated updater to keep STM32CubeMX up-to-date
STM32Cube MCU Package including:
The HAL hardware abstraction layer, enabling portability between different STM32 devices via standardized API calls
The Low-Layer (LL) APIs, a light-weight, optimized, expert oriented set of APIs designed for both performance and runtime efficiency
A collection of Middleware components, like RTOS, USB library, file system, TCP/IP stack, Touch sensing library or Graphic Library (depending on the MCU series))
Platform: |
Size: 6441984 |
Author: zhangshaofeng |
Hits: