Search - DE2 LCD

[VHDL-FPGA-Verilog] de2_clock

Description: 适合DE2板，能够在板子上的液晶显示器上实现时钟功能。-for Dictyophora board, in the way of achieving LCD clock function.
Platform: | Size: 80896 | Author: 曾 | Hits:

Description: 基于ＡＬＴＥＲＡ公司的ＤＥ２的ＬＣＤ显示程序，一起学习．非常好的资料，也非常难得．是我参加培训时所得-the DE2 LCD display program, learning together. Very good information, and they are extremely rare. I receive training
Platform: | Size: 5120 | Author: 唐老鸭 | Hits:

[VHDL-FPGA-Verilog] LCD_TEST

Description: LCD_test.用来测试LCD的显示。已经用在DE2开发办上了，可以用-LCD_test. To test the LCD display. Has been used in the DE2 Development Office, and can be used
Platform: | Size: 4096 | Author: teok | Hits:

[Embeded-SCM Develop] nios_lcd

Description: 基于DE2实验板，Eclipse开发环境，调试成功，将C文件Import至新建的Eclipse工程即可。-Based on the DE2 board, Eclipse development environment, debugging success of C files Import to new Eclipse project can be.
Platform: | Size: 207872 | Author: tallergao | Hits:

[VHDL-FPGA-Verilog] vhdl_lcd_success

Description: 基于DE2实验板，Quartus6.0开发环境，驱动两行液晶，其中分频值可以设置的更小一些，调试成功，编译下载即可。-Based on the DE2 board, Quartus6.0 development environment, drive a two-line LCD, which can set the frequency value of the even smaller number, debug successfully, the compiler can be downloaded.
Platform: | Size: 281600 | Author: tallergao | Hits:

[Database system] DE2_LCD

Description: 本源码是用verilog编写控制LCD——使用Quartusii，开发平台使用的是DE2开发板，可实现1602上任意字符显示-The Verilog source code is used to prepare control LCD- the use of Quartusii, development platform using a DE2 development board can realize arbitrary characters show 1602
Platform: | Size: 522240 | Author: lf | Hits:

[Other] LCD

Description: ALTERA上DE2平台，使用LCD模块，在LCD上显示字母字符。与已有程序相比，程序更加优化，代码更少。-ALTERA on DE2 platform, the use of LCD modules, LCD display in alphabetic characters. Compared with the existing procedures, procedures more optimized, less code.
Platform: | Size: 505856 | Author: 徐朝凯 | Hits:

[VHDL-FPGA-Verilog] DE2_with_VGA_LCM

Description: altera de2 开发板 vga lcd控制quatus 工程-altera de2 board vga lcd control quatus works
Platform: | Size: 2924544 | Author: 李志 | Hits:

[VHDL-FPGA-Verilog] DE2_demonstrations

Description: DE2开发板上的资料,主要是他的例子,含有各种接口程序,如VGA,USB,LCD等-DE2 development board information, mainly his example, contain a variety of interface program, such as VGA, USB, LCD, etc.
Platform: | Size: 44079104 | Author: 翁文天 | Hits:

[Linux-Unix] drivers

Description: Altera DE2开发板的LED、LCD、SEG7和按键的linux下的设备驱动程序-It is about the drivers of LED、LCD、SEG7 and keysbase on Altera DE2 Developboard！
Platform: | Size: 45056 | Author: lijun | Hits:

[VHDL-FPGA-Verilog] DE2_NIOS_CharLCD

Description: nios ii在DE2上实现LCD动态显示，运行成功-nios ii in DE2 to achieve LCD dynamic display, running a successful
Platform: | Size: 18535424 | Author: amy | Hits:

[VHDL-FPGA-Verilog] DE2

Description: 使用 DE2板制作的多功能数字钟，含有选择功能，秒表，电子表，闹钟，用7-segment LED液晶显示，可以通过LCD看当时状态附有仿真波形--Clk_Div,- Mode_Select,-Watch,-stop_watch,-Lcd_Module,-Total_Out source code，Simulation waveform
Platform: | Size: 3694592 | Author: 赵香君 | Hits:

[VHDL-FPGA-Verilog] DE2_70_TV

Description: --- --- --- -Verilog--- --- ---- This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor. Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.--------------------Verilog---------------- This design converts DVD video into a format suitable for display on a CRT/LCD monitor. A DVD video source, such as a DVD player, should be connected to the VIDEO IN port on the DE2-70 board. A CRT/LCD monitor should be connected to the VGA port. The DVD video should be displayed on the monitor. Initially, the video may be shifted vertically press KEY0 to force the design to resynchronize.
Platform: | Size: 168960 | Author: Sami | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] de2_clock

[Other Embeded program] lcd12

[VHDL-FPGA-Verilog] LCD_TEST

[Embeded-SCM Develop] nios_lcd

[VHDL-FPGA-Verilog] vhdl_lcd_success

[Database system] DE2_LCD

[Other] LCD

[VHDL-FPGA-Verilog] DE2_with_VGA_LCM

[VHDL-FPGA-Verilog] DE2_demonstrations

[Linux-Unix] drivers

[VHDL-FPGA-Verilog] DE2_NIOS_CharLCD

[VHDL-FPGA-Verilog] DE2

[VHDL-FPGA-Verilog] DE2_70_TV

[VHDL-FPGA-Verilog] de2_dac_lcd

[Other Games] lcdlab1

[VHDL-FPGA-Verilog] diglab3

[VHDL-FPGA-Verilog] lcd_drv

[VHDL-FPGA-Verilog] DE2_LCD

[VHDL-FPGA-Verilog] LCD

[VHDL-FPGA-Verilog] lcd

CodeBus www.codebus.net