Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Logiclock

Search list

[Embeded-SCM Develop] LogicLock

Description: 《ALTERA FPGACPLD高级篇》LogicLock设计实例
Platform: | Size: 2541735 | Author: shicheng342 | Hits:

[Embeded-SCM Develop] LogicLock

Description: 《ALTERA FPGACPLD高级篇》LogicLock设计实例- ALTERA FPGACPLD High chapter LogicLock design example
Platform: | Size: 2541568 | Author: shicheng342 | Hits:

[Embeded-SCM Develop] 7

Description: LogicLock技术探讨,FPGA内部培训核心讲义，对开发FPGA的高级人员和初级人员都非常有用-FPGA design
Platform: | Size: 201728 | Author: 黄宇 | Hits:

[VHDL-FPGA-Verilog] LogicLock

Description: logiclock功能演示 用vhdl语言编写 quartus环境实现-logiclock functional demo vhdl language environment for realization of quartus
Platform: | Size: 84992 | Author: PETER | Hits:

[VHDL-FPGA-Verilog] LogicLock

Description: 实现数字混频，verilog与原理图混合编程-Digital mixer, verilog and mixed programming schematic
Platform: | Size: 3613696 | Author: 张旭 | Hits:

[VHDL-FPGA-Verilog] RS232_FIR

Description: Quartus II was a development tool of CPLD / FPGA by Altera Company. Quartus II provides a fully integrated circuit structure and has nothing with the development package environment, it has all the features of digital logic design, it is including: available schematic, block diagram, VerilogHDL, AHDL and VHDL complete circuit description which save it as a design entity documents, chip (circuit) connection layout editor, LogicLock design method, the user can create and optimize the system, and then add the original system which is smaller or no effect on the performance of the follow-up module, powerful logic synthesis tool, complete The logic circuit functional simulation and timing simulation tools, Timer / Time Series Analysis and critical path analysis which can use SignalTap II embedded logic analysis tool for logical analysis-Quartus II was a development tool of CPLD/FPGA by Altera Company. Quartus II provides a fully integrated circuit structure and has nothing with the development package environment, it has all the features of digital logic design, it is including: available schematic, block diagram, VerilogHDL, AHDL and VHDL complete circuit description which save it as a design entity documents, chip (circuit) connection layout editor, LogicLock design method, the user can create and optimize the system, and then add the original system which is smaller or no effect on the performance of the follow-up module, powerful logic synthesis tool, complete The logic circuit functional simulation and timing simulation tools, Timer/Time Series Analysis and critical path analysis which can use SignalTap II embedded logic analysis tool for logical analysis
Platform: | Size: 202752 | Author: jay | Hits:

[VHDL-FPGA-Verilog] LogicLock

Description: 通过Quartus软件自带的工程实例——“lockmult”来熟悉Altera Quartus II逻辑锁定功能LogicLock的使用方法。-Comes through the Quartus software engineering examples- " lockmult" to become familiar with Altera Quartus II logic lock LogicLock to use.
Platform: | Size: 81920 | Author: myname | Hits:

[Other] Example-s3-1

Description: 1.打开工程文件 2.打开LogicLock窗口，创建新区域 3.将data_buffer模块适配新建buffer_lock区域中 4.检查区域类型 5.关闭Optimize I/O选项 6.编译设计 7.反标注节点位置 8.观察Floorplan 输出LogicLock反标注信息-1. Open the project file 2. Open LogicLock window, create a new zone 3. The adapter module data_buffer New buffer_lock area 4. Check the zone type 5. Close the Optimize I/O options 6. Compile Design 7. Anti-marked node locations 8. Observe Floorplan Output LogicLock back annotation information
Platform: | Size: 2553856 | Author: zhuchaoyong | Hits:

[VHDL-FPGA-Verilog] Altera-FPGA_CPLD-design-Advanced

Description: 《Altera FPGA_CPLD设计 高级篇》详细介绍FPGA应用于高级特性，LogicLock设计，时序约束，设计优化，高级工具及系统级设计技术，是深入学习FPGA的重要材料-" Altera FPGA_CPLD advanced part design" details FPGA used in advanced features, LogicLock design, timing constraints, design optimization, system-level design tools and advanced technology, in-depth study is an important material for FPGA
Platform: | Size: 22201344 | Author: 李浩轩 | Hits:

CodeBus www.codebus.net