Search - VHDL modem

[Program doc] 使用直接序列扩频芯片SX043实现高增益扩频Modem

Description: 使用直接序列扩品芯片SX043实现高增益扩品的设计方案和原理图-Direct Sequence Spread use goods chip to achieve high gain SX043 expansion goods design and schematics
Platform: | Size: 143360 | Author: hp | Hits:

[Software Engineering] yaoxin

Description: PSK调制解调器的设计我的课程设计基于VHDL语言的设计与仿真-PSK modem design my curriculum design based on VHDL language design and simulation
Platform: | Size: 65536 | Author: 滕莹 | Hits:

[GIS program] sim_b

Description: Scheatic of SIM 300E GSM modem
Platform: | Size: 6144 | Author: Kani | Hits:

[VHDL-FPGA-Verilog] cordic

Description: VHDL写的通用调制解调器的核心程序，通过调试无错无警告-VHDL generic modem to write the core of the procedure, through no fault debugging without warning
Platform: | Size: 1024 | Author: zhaocheng | Hits:

Description: 对2DPSK及QDPSK数字调制信号进行了分析,采用FPGA在QuartusII环境下,利用VHDL语言及图形输入方式对调制系统进行了设计,用Altera公司的芯片EP1C3T144C-8为核心器件组建的系统进行了功能测试,得到了满意的验证波形-The signals of 2DPSK and QDPSK digital modulation are analyzed,the adoption of FPGA realization digital phase modulation system is introduced in detail by QuartusII environment,using VHDL language and graph input way.A system using chip EP1C3T144C-8 as a key device is established for function test,which produces satisfactory waveform.
Platform: | Size: 356352 | Author: 将建 | Hits:

[Software Engineering] 22

Description: 高速调制解调器的DSP实现研究，研究论文很值得看看的-DSP to achieve high-speed modem research, research paper is worth take a look at the
Platform: | Size: 1603584 | Author: 乐文锋 | Hits:

[VHDL-FPGA-Verilog] RD1011_rev01.2

Description: 采用VHDL实现的UART硬件模块，该模块包括了modem的硬件实现，已经仿真测试代码，顶层模块可以采用VHDL或verilog实现，便于嵌入到自己的设计之中。文档中附有详细的使用说明和注释。-Achieved using VHDL hardware UART module, the module includes the hardware modem has simulation test code modules can be used top-level VHDL or verilog to achieve easy embedded into the design of their own. Document with detailed instructions and notes.
Platform: | Size: 217088 | Author: pd | Hits:

[VHDL-FPGA-Verilog] uart

Description: 基于FPGA的多调制UART的设计，相当不错，可估参考-FPGA-based multi-modem UART design, very good reference to assess
Platform: | Size: 1124352 | Author: 吴宏伟 | Hits:

[Modem program] Q24_MODEM

Description: 基于wavecom公司的Q24_plus GPRS/GSM 模块的无线modem的原理图设计，软件格式为ORCAD的DSN-On wavecom' s Q24_plus GPRS/GSM wireless modem module, the schematic design, software ORCAD format of the DSN
Platform: | Size: 27648 | Author: 周建 | Hits:

[VHDL-FPGA-Verilog] jueduima

Description: psk 调制解调中绝对码到相对码转换的vhdl程序-psk modem absolutely yards to the relative code-switching in vhdl program
Platform: | Size: 4096 | Author: zhangpeng | Hits:

[VHDL-FPGA-Verilog] uart16550_latest[1].tar

Description: 开源UART IP核16550，该IP核兼容16550 UART，具有Modem功能，完全可编程的串行接口具有可设置的字符长度、奇偶校验、停止位以及波特率生成器。-Open-source UART IP core 16550, the IP core is compatible with 16550 UART, with Modem function, fully programmable serial interface can be set up with a character length, parity, stop bits and baud rate generator.
Platform: | Size: 1559552 | Author: lisa1027 | Hits:

[Modem program] ddsmodem

Description: modem ask, fsk, psk program susing DDS
Platform: | Size: 12288 | Author: venkata | Hits:

[VHDL-FPGA-Verilog] Study_on_Key_Technologies_of_n4-DQPSK_Modulation_a

Description: 本文首先研究可4一DQPsK调制解调系统中调制部分的基本原理和各个模块的设计方案，重点研究成形滤波器和直接数字频率合成器 (DireetoigitalFrequeneySynihesis，简称DDS)，并针对各个关键模块算法进行matlab设计仿真，展示仿真结果。其次，研究调制解调系统解调部分的基本原理和各个模块的设计方案，重点研究差分解调，数字下变频和位同步算法，也针对其各个关键模块进行算法的Matlab设计仿真。然后用Matlab对整个系统进行理论仿真，得出结论。在此基础上，采用超高速集成电路硬件描述语言(VeryHighspeedxntegatedeireuitHardware DescriptionLan即age，简称VHDL)在Altera公司 Quartusll7.0开发环境下设计并实现各个功能块，通过仿真来证明功能正确性。再次，用 Protel99SE进行印制电路板(Prinicircuitboard，简称PcB)设计，从原理图到封装，再到布局布线。焊接调试完毕后，将设计好的程序下载至FPGA主芯片。最后观察信号时域波形、星座图、眼图。本系统信源输入符号速率100kbPs，调制中频10MHz。测试结果验证系统的正确性，实现了从数字基带到中频的可4一DQPSK调制解调系统-This study is the first 4 1 DQPsK modem modulation system, part of the basic principles and design of each module, focusing on shaping filter and a direct digital frequency synthesizer (DireetoigitalFrequeneySynihesis, referred to as DDS), and to address all the key modules algorithm matlab design simulation to show simulation results. Second, the study of modulation and demodulation system demodulation part of the basic principles and design of each module, focusing on differential demodulation, digital down conversion and bit synchronization algorithm, but also for its various key module of the Matlab algorithm design and simulation. Then use the Matlab simulation of the entire system theory, reach a conclusion. On this basis, , Using ultra-high speed integrated circuit hardware description language (VeryHighspeedxntegatedeireuitHardware DescriptionLan that age, referred to as VHDL) in the Altera Corporation Quartusll7.0 development environment to design and implement the variou
Platform: | Size: 5457920 | Author: cai | Hits:

[Software Engineering] ThedesignofUniversalAsynchronousReceiverTransmitte

Description: 本课题所设计的UART支持标准的RS．232C传输协议，主要设计有发送模块、接收模块、线路控制与中断仲裁模块、Modem控制模块以及两个独立的数据缓冲区FIFO模块。该模块具有可变的波特率、数据帧长度以及奇偶校验方式，还有多种中断源、中断优先级、较强的抗干扰数据接收能力以及芯片内部自诊断的能力，模块内分开的接收和发送数据缓冲寄存器能实现全双工通信。除此之外最重要的是利用口模块复用技术设计数据缓冲区FIFO，采用两种可选择的数据缓冲模式。这样既可以应用于高速的数据传输环境，也能适合低速的数据传输场合，因此可以达到资源利用的最大化。-According to the characteristics of the UART and the portability advantage of FPGA designs，this paper puts forward an embedded UART design method based on FPGA chips．The design method includes description form of FSM and design approach of Top-Down．It’S good to take advantage of VHDL to program the slave module and top module of UART，and then integrate them into the interior of FPGA chip．In this case it improves not only the disadvantage of the traditional UART chips but also makes the whole system more compact and more reliable．
Platform: | Size: 5072896 | Author: mabeibei | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Program doc] 使用直接序列扩频芯片SX043实现高增益扩频Modem

[Software Engineering] yaoxin

[GIS program] sim_b

[VHDL-FPGA-Verilog] cordic

[Software Engineering] FPGA

[Software Engineering] 22

[VHDL-FPGA-Verilog] RD1011_rev01.2

[VHDL-FPGA-Verilog] uart

[Modem program] Q24_MODEM

[VHDL-FPGA-Verilog] jueduima

[VHDL-FPGA-Verilog] uart16550_latest[1].tar

[Modem program] ddsmodem

[VHDL-FPGA-Verilog] Study_on_Key_Technologies_of_n4-DQPSK_Modulation_a

[Software Engineering] ThedesignofUniversalAsynchronousReceiverTransmitte

[VHDL-FPGA-Verilog] fsk_modem_design

[Modem program] ofdm_latest.tar

[Modem program] wireless_communication

[VHDL-FPGA-Verilog] shuzitiaozhijietiaoqi

[VHDL-FPGA-Verilog] MPSK-modemVHDL

[VHDL-FPGA-Verilog] Digital-FM-transmitter-VHDL-coding

CodeBus www.codebus.net