Welcome![Sign In][Sign Up]
Location:
Search - counter

Search list

[Technology Managementngc-v7.4b

Description: NGC v7.4 Its good cheat for Counter-Strike v1.6-NGC v7.4Its good cheat for Counter-Strike v1.6
Platform: | Size: 345088 | Author: osman ziya | Hits:

[Windows Developcounter

Description: 实现了计算机的一般功能,可供初学者学习使用-The realization of the general functions of the computer for beginners learning to use
Platform: | Size: 1024 | Author: wh | Hits:

[Otherlabviewmaichongjishu

Description: 用labview实现的脉冲计数器达到技术的效果-Using LabVIEW achieved pulse counter the effects of technology
Platform: | Size: 8192 | Author: 玉林 | Hits:

[VHDL-FPGA-Verilogadder4

Description: 是用verilog写得加法器以及计数器里面有测试文件(testbench),对于初学者来说这个可以用来参考下-Is written in Verilog adder and counter inside a test file (testbench), for beginners this can be used to reference the next
Platform: | Size: 1024 | Author: olive | Hits:

[Internet-NetworkCounter

Description: 我行我素计数器 v1.0,不仅有普通的记数功能,而且还带有统计分析功能,网络编程。-Its own counter v1.0, not only remember a few common functions, but also with a statistical analysis capabilities, network programming.
Platform: | Size: 71680 | Author: abc | Hits:

[VHDL-FPGA-VerilogCOUNTER

Description: 对外部输入的高频脉冲信号进行分频,应用于FPGA/CPLD .-External input of high-frequency pulse signal frequency, applies to FPGA/CPLD.
Platform: | Size: 1024 | Author: fsdfe | Hits:

[VHDL-FPGA-VerilogCNT10_T

Description: 这是同步十进制计数器的源程序,有需要的同学可以参照一下!-This is a source synchronous decimal counter, needy students can refer to you!
Platform: | Size: 33792 | Author: 逗号 | Hits:

[assembly language29782184

Description: 函数信号发生器 本系统能够产生正弦波、方波、三角波。同时还可以作为频率计测频率。函数信号的产生由MAX038和外围电路完成,能产生1Hz—20MHz的波形。波形选择由单片机完成。输出或输入频率经74HC390分频后,由单片机完成自动频率检测显示。 关键词:波形产生器、频率计、MAX038、74HC390、AT89S51。 -Function signal generator of the system can produce sine, square, triangular wave. It also can be used as measuring the frequency of the frequency. Function signals generated by the MAX038 and peripheral circuits completed, can produce 1Hz-20MHz waveform. Waveform selection by Singlechip completed. Output or input frequency by frequency 74HC390 after completion of automatic frequency detection of single-chip display. Key words: waveform generator, frequency counter, MAX038, 74HC390, AT89S51.
Platform: | Size: 95232 | Author: 张一 | Hits:

[SCM5438timer

Description: msp430单片机最新的产品MSP430F5438内部定时计数器的操作的示例程序-MSP430 Singlechip latest Product MSP430F5438 the operation of the internal timer counter examples of procedures
Platform: | Size: 17408 | Author: 陈杰 | Hits:

[OtherCounter

Description: 程序计数器,方便用于程序调试和观察程序的性能-counter
Platform: | Size: 1024 | Author: 红天 | Hits:

[VHDL-FPGA-Verilogfreqm

Description: 以CPLD器件EPM7128SLC84-15为核心实现的简易数字频率计,采用在一定时间内对数字脉冲计数的方法,可直接测量TTL电平的数字脉冲信号的频率、周期和脉宽。其他一些信号可经过信号预处理电路变换后测量。 量程:1Hz~999999Hz 输入信号:(1)TTL电平数字脉冲信号;(2)方波/正弦波,幅度0.5~5V 显示:七段数码管显示频率(Hz)和周期/脉宽(us) 控制:两个拨码开关切换三种工作模式:测频率,测周期,测脉宽-Frequency Counter realized with Altera EPM7128SLC84-15. It can measure frequecy, cycle and pulse width of TTL sigals.
Platform: | Size: 1053696 | Author: tom | Hits:

[VHDL-FPGA-Verilogfreqm

Description: a simple implementation of a frequency meter with the BCD-counter and the 7-segment LED display
Platform: | Size: 12288 | Author: wangfeng | Hits:

[VHDL-FPGA-Verilogcounter

Description: Decimal counter which is counting from 256 to 0. After that there will appear logic "1" in out. You can stop counting by pressing sequence. I called it detonation clock :]
Platform: | Size: 1024 | Author: Gooreck | Hits:

[VHDL-FPGA-Verilogt1

Description: 带清零和重置功能的十进制计数器,可以用LED灯显示结果-Cleared and reset with the decimal counter, can use LED lights display the results
Platform: | Size: 1011712 | Author: 孟明川 | Hits:

[Process-ThreadOrnamental_Garden_Problem

Description: 英国帝国理工学院电脑系多线程课程教学材料之二 ---- 观赏园林问题-A large ornamental garden is open to members of the public who can enter through either one of two turnstiles to the East and to the West of the garden. The management want to determine how many people are in the garden at any one time. They design a computer system to do this. In the program produced, each turnstile is represented by a thread and updates a shared Counter object.
Platform: | Size: 2048 | Author: Key | Hits:

[VHDL-FPGA-Veriloggh_vhdl_lib

Description: VHDL Library for 8254 timer/counter core
Platform: | Size: 627712 | Author: Alireza | Hits:

[Software Engineering4CounterMod8Comportamental

Description: Counter Module 8 using comportamental description in VHDL
Platform: | Size: 1529856 | Author: Alejandro | Hits:

[VHDL-FPGA-Verilogcounter

Description: 实现任意奇数偶数分频的 模块 ,而且占空比为50 ,本人一直在用,很好用!-Implementation of arbitrary even-numbered odd-numbered frequency sub-module
Platform: | Size: 1024 | Author: lee gilbert | Hits:

[Embeded-SCM DevelopCounter-0-99

Description: PIC based Counter count from 0 to-PIC based Counter count from 0 to99
Platform: | Size: 9216 | Author: Nisar | Hits:

[SCMCounter

Description: 计数器程式 控制器为AT89c52单片机,设定按钮,加按钮,减按钮:采用共阳七段数码管显示器。*/-Counter AT89c52 program for single-chip controller, set the button, add button, minus button: Yang used a total of Seven-Segment LED display.* /
Platform: | Size: 1024 | Author: 吉东亚 | Hits:
« 1 2 3 4 5 67 8 9 10 11 ... 50 »

CodeBus www.codebus.net