Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - synopsys vcs

Search list

[VHDL-FPGA-Verilog] vcs_simulation_mannual(Edition2)

Description: VCS-verilog compiled simulator是synopsys公司的产品.其仿真速度相当快,而且支持多种调用方式.该文档是一个不错的使用指南.-VCS-verilog compiled simulator is the Synopsys company s products. Its simulation at a fairly rapid pace, and support multiple call mode. This document is a good guide.
Platform: | Size: 178176 | Author: morisun | Hits:

[VHDL-FPGA-Verilog] ASIC_Design_Flow_Tutorial_with_synopsys

Description: Tutorial from VCS to IC Compiler for ASIC design using synopsys tool. .
Platform: | Size: 4128768 | Author: Kang | Hits:

[Other] 265_AB

Description: 集成电路设计中synopsys的重要工具VCS的入门书籍,是学习verilog的很好手段-IC design an important tool in the synopsys introductory books VCS is a good tool to learn verilog
Platform: | Size: 1674240 | Author: ashang | Hits:

[source in ebook] vcs

Description: VCS学习文档，内容丰富，非常详细，看后就会使用VCS了-VCS Learning documents, content-rich, very detailed look at the VCS will be used after the
Platform: | Size: 2243584 | Author: hcq | Hits:

[Other] verification_and_vcs_manual_chinese

Description: synopsys VCS 中文使用方法，IC设计必备-Synopsys VCS manul（Chinese） ic design must have it
Platform: | Size: 770048 | Author: 杨振飞 | Hits:

[Other] prime_time_lab_guide

Description: Synopsys Primetime 培训专用资料，让你快速入门-Synopsys Primetime training materials，that is very good。
Platform: | Size: 1010688 | Author: 杨振飞 | Hits:

[Other] VCS_workshop_2006_linux

Description: Labs that introduces the use of synopsys VCS.
Platform: | Size: 212992 | Author: EE_grad | Hits:

[Other] synopsys_VCS_TOOL_flow

Description: this pdf file will gives the details of synopsys tool design space and verilog HDL ASIC design based tips.also this pdf is a power point presentation with functional verification tool of synopsys VCS tool.... VERY USEFULL FOR PROFESSORS
Platform: | Size: 2502656 | Author: jithin kumar M V | Hits:

[Other] ASIC_Design_Flow_Tutorial_with_synopsys

Description: synopsys工具的使用文档，入门级，简单易懂。包括VCS与DC-The document for synopsys EDA tolls.It s easy to understand!VCS and DC guide is contained.
Platform: | Size: 4012032 | Author: 昭阳 | Hits:

[VHDL-FPGA-Verilog] SystemVerilogAssertion

Description: SystemVerilog Assertion的应用例子。例子均在Synopsys VCS环境下编译通过。-The uploaded files are examples of Systemverilog Assertions. All of the codes are compiled successfully in Synopsys VCS environment.
Platform: | Size: 5120 | Author: ls | Hits:

[VHDL-FPGA-Verilog] vcs-fang-zheng-2

Description: VCS-verilog compiled simulator是synopsys公司的产品.其仿真速度相当快,而且支持多种调用方式 使用的步骤和modelsim类似,都要先做编译,在调用仿真.-VCS-verilog compiled simulator is synopsys company' s products. The simulation very fast, and supports multiple call mode use similar steps and modelsim, we must do first compiled, the call simulation.
Platform: | Size: 179200 | Author: liyucai | Hits:

[VHDL-FPGA-Verilog] VCSWorkshopLab_Database.tar

Description: SYNOPSYS公司自带的专供VCS软件的学习代码-SYNOPSYS VCS exclusively for the company' s own software code to learn
Platform: | Size: 455680 | Author: zhaozhijie | Hits:

[VHDL-FPGA-Verilog] vcs_simulation_mannual(Edition2)

Description: VCS-verilog compiled simulator是synopsys公司的产品,这是VCS得技术手册-a technical mannual of vcs
Platform: | Size: 178176 | Author: 郭良谦 | Hits:

[Other] Synopsys-VCS-Jumpstart-Training

Description: VCS学习资料，为公司对VCS的培训资料，对学习VCS很有帮助-VCS learning materials, training materials company VCS VCS learning helpful
Platform: | Size: 1203200 | Author: 徐 | Hits:

[VHDL-FPGA-Verilog] VCS

Description: vcs介绍使用方法 介绍如何具体使用synopsys公司的软件(VCs describes the use of the method)
Platform: | Size: 229376 | Author: 觉感 | Hits:

[VHDL-FPGA-Verilog] verilog add4

Description: 分两部分，基于verilog的四位和八位加法器设计，用synopsys的VCS仿真工具进行功能仿真，掌握基本的makefile编写以及linux操作。(Divided into two parts, four and eight adder based on verilog design, function simulation with synopsys VCS simulation tools, master the basic makefile writing and Linux.)
Platform: | Size: 512000 | Author: yzzls | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 基于verilog HDL的fifo设计与测试，包含设计与测试代码，以及简单的makefile编写。整个平台是基于linux操作，仿真平台是基于SYNOPSYS的vcs工具。(Based on verilog HDL fifo design and testing, including the design and test code, and simple makefile.The platform is based on Linux operating, the simulation platform is based on the VCS of SYNOPSYS tools.)
Platform: | Size: 15360 | Author: yzzls | Hits:

CodeBus www.codebus.net