VHDL-FPGA-Verilog List Page 3969

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .64 .65 .66 .67 .68 3969.70 .71 .72 .73 .74 ... 4311 »

VERILOG_DEGISN_XYW Downloaded：0: From algorithm design to the realization of hardware logic (Xia Wen vreloge) Comparison of a classic book.
Update : 2025-01-16 Size : 2.26mb Publisher : 刘浩
manchester_verilog Downloaded：0: Manchester codec Verilog code very good speed, but also occupy less resources.
Update : 2025-01-16 Size : 10kb Publisher : 王鹏
hssdrc.tar Downloaded：0: High-speed SDRAM controller, and provide simulation testing procedures and more detailed documents.
Update : 2025-01-16 Size : 415kb Publisher : yuhl
EDA_17392 Downloaded：0: A source EDA procedures, absolute certification. EDA suitable experimental boxes, and so on the basis of simulation experiment
Update : 2025-01-16 Size : 1.7mb Publisher : 杨之皓
chap8 Downloaded：0: Commonly used classical typical circuit, such as the full adder, multiplier, how to reduce the resources
Update : 2025-01-16 Size : 4kb Publisher : 王鹏
VGAqudong Downloaded：0: FPGA-based VGA display driver source code ~ for which you want to develop VGA interface driver friend
Update : 2025-01-16 Size : 1kb Publisher : 杨之皓
ante Downloaded：0: Smart antenna adaptive LMS algorithm, the assumption that with four million antenna array.
Update : 2025-01-16 Size : 4kb Publisher : 黄虎
rake_mrc Downloaded：1: RAKE receiver to achieve the maximal ratio combining criteria, enter the 16-bit wide.
Update : 2025-01-16 Size : 2kb Publisher : 黄虎
iir_par Downloaded：0: The realization of a fourth-order and second slip parallel IIR filter.
Update : 2025-01-16 Size : 1kb Publisher : 黄虎
Barker Downloaded：0: Shift-by-code-based law 7 Barker Code focus on plug-in search algorithm.
Update : 2025-01-16 Size : 1kb Publisher : 黄虎
bayinhe Downloaded：0: Autoplay octave flower design VHDL source code, documentation, there are specific notes
Update : 2025-01-16 Size : 2kb Publisher : 黄利
CpldVhdl Downloaded：0: VHDL language used to write the procedure that contains the following functions: 1. Keyboard scan 2. Control of AD converters 3. Generate PWM signals with the 51 series CPU interface, and then in the address data bus 51,
Update : 2025-01-16 Size : 445kb Publisher : liubaogui

« 1 2 ... .64 .65 .66 .67 .68 3969.70 .71 .72 .73 .74 ... 4311 »

Search in result