VHDL-FPGA-Verilog List Page 4002

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .97 .98 .99 .00 .01 4002.03 .04 .05 .06 .07 ... 4311 »

clk-div Downloaded：0: The VHDL code for a clock divider by 27 circuit with a resulting waveform with 50% duty cycle..
Update : 2025-01-16 Size : 3kb Publisher : 李军
txunit1 Downloaded：0: UART sends TX control circuit design, and EnableTX of the potter rate generator sends the DATAO to send it to the send buffer Tbuff, and makes the register content contain data rather than empty flag tmpTBufE= 0. When sy
Update : 2025-01-16 Size : 1kb Publisher : 袁迎迎
an487_design_example Downloaded：0: Verlog hdl use the source code developed by SPI
Update : 2025-01-16 Size : 589kb Publisher : zhiqiang
an485_design_example Downloaded：0: Serial peripheral interface host (verilog SPI) in an485_ch-max II CPLD
Update : 2025-01-16 Size : 305kb Publisher : zhiqiang
miniuart.tar Downloaded：0: miniuart serial VHDL language source program
Update : 2025-01-16 Size : 6kb Publisher : yongqin2005
VHDL Downloaded：0: EMP 7128-based digital phase-measuring instrument measuring instrument phase
Update : 2025-01-16 Size : 9kb Publisher : YAGIC
48_fir Downloaded：0: The design of the digital base-band shaping filter with reference to IS-95 standard design, the input signal to 4 times over mining. IS-95 standards as follows: one pass-band frequency is 590Khz, passband wave the size o
Update : 2025-01-16 Size : 89kb Publisher : 刘强
55593412100vhd Downloaded：0: VHDL programming examples, a total of 95 examples. 1_adder 2_adder 3_mul 4_comp 5_mux2 6_reg 7_shiftreg
Update : 2025-01-16 Size : 778kb Publisher : migao
Sparten3Epaomadeng Downloaded：0: Xilinx Sparten3E Starter Kit through the verification process, development environment using ISE9.1
Update : 2025-01-16 Size : 1.21mb Publisher : 孙斌
clk Downloaded：0: DE2 displayed in the time-consuming procedures, including the date when the minutes and seconds, you can set the start time code NiosII IDE environment to prepare
Update : 2025-01-16 Size : 1kb Publisher : idaisy
VHDLANDSIGNALa Downloaded：0: It is a very good book for programble VHDL and digit signal book
Update : 2025-01-16 Size : 1.05mb Publisher : sugarxyc
at96 Downloaded：0: isa bus interface can be achieved with the isa bus IO interfaces and MEMERY
Update : 2025-01-16 Size : 2kb Publisher : jz

« 1 2 ... .97 .98 .99 .00 .01 4002.03 .04 .05 .06 .07 ... 4311 »

Search in result