VHDL-FPGA-Verilog List Page 622

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .17 .18 .19 .20 .21 622.23 .24 .25 .26 .27 ... 4311 »

uart_an_jian Downloaded：0: Verilog description of the serial port, receive data, send data using the trigger button
Update : 2025-01-26 Size : 2kb Publisher : MR_shang
AD5623 Downloaded：0: SPI for AD5623
Update : 2025-01-26 Size : 9.41mb Publisher : xiadafang
juanjima Downloaded：0: About convolution coding MATLAB language code and Viterbi decoding
Update : 2025-01-26 Size : 9kb Publisher : wss
miller Downloaded：0: verilog miiller codecs, including test banch file
Update : 2025-01-26 Size : 2kb Publisher : Sichengkiu
Day-1-Training-Material Downloaded：0: OneSpin training material is used to study assertion verification in ASIC design.
Update : 2025-01-26 Size : 18.72mb Publisher : Xihu
Day-2-Training-Material Downloaded：0: OneSpin training material can help user study assertion verification method in ASIC design.
Update : 2025-01-26 Size : 14.35mb Publisher : Xihu
Day-3-Training-Material Downloaded：0: OneSpin training material can help user understand how to do assertion verification in ASIC design.
Update : 2025-01-26 Size : 9.27mb Publisher : Xihu
cb_convert Downloaded：0: The serial input into parallel output to serial or parallel input output process. Capable of serial received a 1 or 0 character, every 8 sequentially (first received at a low) arranged in an 8-bit byte output. To ensure
Update : 2025-01-26 Size : 256kb Publisher : 123
filter2 Downloaded：0: This experiment is completed weighted mean filter, which works as follows: Set data collected by the beat input, in turn represented as d0, d1, d2, d3, d4, ..., the output order of do = d0* 1/4+ d1* 1/2+ d2* 1/4 do = d1*
Update : 2025-01-26 Size : 378kb Publisher : 123
wendu_convert Downloaded：0: A Celsius temperature to complete the (integer) into circuit Fahrenheit, relations are as follows: F = C*9/5+32
Update : 2025-01-26 Size : 347kb Publisher : 123
chengfaqi Downloaded：0: The completion of the 3 3 bit multipliers, the multiplication problem is transformed into a logic and operation and the addition operation.
Update : 2025-01-26 Size : 262kb Publisher : 123
c5c Downloaded：0: Implement 5 people vote, and the timing and voting results show.
Update : 2025-01-26 Size : 1kb Publisher : xiaoyuhan

« 1 2 ... .17 .18 .19 .20 .21 622.23 .24 .25 .26 .27 ... 4311 »

Search in result