Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ViterbiDecodeK9R12HardDecision Download
 Description: hard-decision viterbi decoding, the basic realization of the (2,1,9) convolutional codes hard decision decoding, using modelsim RTL simulation through
 Downloaders recently: [More information of uploader matrix_jungle]
  • [conv_code] - using VHDL Convolutional coding, the cod
  • [viterbi213] - provided a hard decision of the Viterbi
  • [VDK9R12] - Viterbi Decoder (2.1.7), which has every
  • [Viterbi_v] - Viterbi Algorithm Verilog source code.
  • [viterbidecoder] - for achieving a (2,1,7) Convolutional Co
  • [HammingEncoder] - VHDL prepared Hamming error-correcting c
  • [217viterbi] - viterbi decoding algorithm of VHDL proce
  • [viterbi] - (2,1,9) convolutional codec, decoding pa
  • [viterbi] - verilog program to achieve the (2,1,4) c
  • [ViterbiDecoder] - This is the thesis for viterbi decoder w
File list (Check if you may need any files):
Viterbi Decode K9 R12 Hard Decision
...................................\acs.v
...................................\bmg.v
...................................\control.v
...................................\decoder.v
...................................\dff.v
...................................\mmu.v
...................................\params.v
...................................\ram.v
...................................\tbu.v
...................................\testbench.v
...................................\viterbi_encode9.v
    

CodeBus www.codebus.net