Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 006 Download
 Description: Based on the FPGA realization of a new digital PLL
 Downloaders recently: [More information of uploader huxiaoyi2007kf]
 To Search:
  • [FPGA-baseddigitalPLLdesign.Rar] - prepared using VHDL they simply based on
  • [digitalPLL] - DPLL realize source, has a great referen
  • [DDS] - In FPGA-based lookup table approach (LUT
  • [PLL] - Abroad, a good digital phase-locked loop
  • [pll] - Using FPGA digital phase-locked loop, de
  • [111] - Digital phase detector, digital PLL freq
  • [VerilogHDL_design_rule] - Themselves in the design summary of the
  • [pll] - Implementation of the principle of phase
  • [pll] - Is a multiplier circuit simulation quart
  • [PLL] - Matlab with VHDL and digital phase-locke
File list (Check if you may need any files): 
基于FPGA实现的一种新型数字锁相环
................................\基于FPGA实现的一种新型数字锁相环.pdf

CodeBus www.codebus.net