Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: stopwatch Download
 Description: The program is written in verilog to accomplish functions of a stopwatch. It can be implemented in Xilinx FPGA spartan 3 board.
 Downloaders recently: [More information of uploader flyingwings_gh]
 To Search: stopwatch verilog spartan Spartan 3E FPGA stopwatch
  • [UART] - Using FPGA to achieve the RS232 asynchro
  • [time] - VHDL language stopwatch program includes
  • [lcd_driver_4bit] - it is a 4-bit lcd driver written in veri
  • [StopWatch] - Stopwatch Implemented by Verilog hdl
  • [adc_vhdl.tar] - control adc vhdl code spartan 3e starter
File list (Check if you may need any files): 
clk_div.v
counter.v
led_dec.v
led_display.v
stopwatch.v

CodeBus www.codebus.net