Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CFO_Correction Download
 Description: Carrier frequency synchronization Verilog program is based on xilinx ise to achieve
 Downloaders recently: [More information of uploader xscj_abc]
 To Search: Xilinx ISE Verilog Verilog carrier
  • [uwb_syn] - Synchronization module with UWB simulati
  • [capture] - Theoretical analysis and simulation expe
  • [syn_frame] - Frame Synchronization Verilog HDL source
  • [mp3decoder] - mp3 decoding Verilog code, the adoption
  • [Processor_alu] - this Code is in verilog HDL. This Code i
  • [A8255V4] - A8255.ZIP contains code that implement a
  • [frame_syn] - This is a frame synchronization data sea
  • [2psk] - 2psk Verilog module implementation (carr
File list (Check if you may need any files): 
CFO_Correction\CFO_Compensation.v
..............\CFO_Compensation_summary.html
..............\CFO_Correction.ise
..............\CFO_Correction.ise_ISE_Backup
..............\CFO_Correction.restore
..............\CFO_Correction.v
..............\CFO_Correction_summary.html
..............\CFO_Estimating.v
..............\Coefficient_Estimation.v
..............\Compensation_Estimation.v
..............\Complement.v
..............\cordicdemonew.edn
..............\cordicdemonew.sym
..............\cordicdemonew.v
..............\cordicdemonew.veo
..............\cordicdemonew.vhd
..............\cordicdemonew.vho
..............\cordicdemonew.xco
..............\cordicdemosincos.edn
..............\cordicdemosincos.sym
..............\cordicdemosincos.v
..............\cordicdemosincos.veo
..............\cordicdemosincos.vhd
..............\cordicdemosincos.vho
..............\cordicdemosincos.xco
..............\Correlation_Accumulation.v
..............\Data_Buffer_For_STS.v
..............\Data_Combination.v
..............\Data_Separating.v
..............\DelayCorrelation.v
..............\DelayForComp.v
..............\Estimation_phase.v
..............\shiftramlength16width16.edn
..............\shiftramlength16width16.mif
..............\shiftramlength16width16.sym
..............\shiftramlength16width16.v
..............\shiftramlength16width16.veo
..............\shiftramlength16width16.vhd
..............\shiftramlength16width16.vho
..............\shiftramlength16width16.xco
..............\shiftramlength16width8.edn
..............\shiftramlength16width8.mif
..............\shiftramlength16width8.sym
..............\shiftramlength16width8.v
..............\shiftramlength16width8.veo
..............\shiftramlength16width8.vhd
..............\shiftramlength16width8.vho
..............\shiftramlength16width8.xco
..............\shiftramlength27width16.asy
..............\shiftramlength27width16.edn
..............\shiftramlength27width16.sym
..............\shiftramlength27width16.v
..............\shiftramlength27width16.veo
..............\shiftramlength27width16.vhd
..............\shiftramlength27width16.vho
..............\shiftramlength27width16.xco
..............\templates\coregen.xml
..............\templates
..............\Width9_Multiply_Width8.asy
..............\width9_multiply_width8.edn
..............\width9_multiply_width8.sym
..............\width9_multiply_width8.v
..............\width9_multiply_width8.veo
..............\width9_multiply_width8.vhd
..............\width9_multiply_width8.vho
..............\width9_multiply_width8.xco
..............\_xmsgs
..............\__ISE_repository_CFO_Correction.ise_.lock
CFO_Correction

CodeBus www.codebus.net